

## Research Letter

# Current Tunnelling in MOS Devices with $\text{Al}_2\text{O}_3/\text{SiO}_2$ Gate Dielectric

A. Bouazra,<sup>1</sup> S. Abdi-Ben Nasrallah,<sup>1</sup> M. Said,<sup>1</sup> and A. Poncet<sup>2</sup>

<sup>1</sup>Unité de Recherche de Physique des Solides, Département de Physique, Faculté des Sciences de Monastir, 5019 Monastir, Tunisia

<sup>2</sup>Laboratoire de Physique de La Matière, UMR-CNRS 5511, INSA De Lyon, Bâtiment 502, 20 Avenue Albert Einstein, 69621 Villeurbanne Cedex, France

Correspondence should be addressed to S. Abdi-Ben Nasrallah, samiaabdi@myway.com

Received 10 October 2007; Accepted 8 January 2008

Recommended by Anil R. Chourasia

With the continued scaling of the  $\text{SiO}_2$  thickness below 2 nm in CMOS devices, a large direct-tunnelling current flow between the gate electrode and silicon substrate is greatly impacting device performance. Therefore, higher dielectric constant materials are desirable for reducing the gate leakage while maintaining transistor performance for very thin dielectric layers. Despite its not very high dielectric constant ( $\sim 10$ ),  $\text{Al}_2\text{O}_3$  has emerged as one of the most promising high-k candidates in terms of its chemical and thermal stability as its high-barrier offset. In this paper, a theoretical study of the physical and electrical properties of  $\text{Al}_2\text{O}_3$  gate dielectric is reported including  $I(V)$  and  $C(V)$  characteristics. By using a stack of  $\text{Al}_2\text{O}_3/\text{SiO}_2$  with an appropriate equivalent oxide thickness of gate dielectric MOS, the gate leakage exhibits an important decrease. The effect of carrier trap parameters (depth and width) at the  $\text{Al}_2\text{O}_3/\text{SiO}_2$  interface is also discussed.

Copyright © 2008 A. Bouazra et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

## 1. INTRODUCTION

From the beginning of MOS devices technology,  $\text{SiO}_2$  has been used as gate oxide because of its stable  $\text{SiO}_2/\text{Si}$  interface as well as its electrical isolation property. But with the rapid scaling down of CMOS devices,  $\text{SiO}_2$  gate oxide thickness reaches its physical limits leading to high leakage current. The  $\text{SiO}_2$  gate dielectric thickness is projected to be below 1 nm and the power supply ( $V_{dd}$ ) should fall within 0.8 and 1.8 V. In this situation, the gate leakage currents due to tunnelling become very high. Therefore, it has become necessary to use high-k gate dielectrics in order to meet the strict requirements on leakage current and equivalent oxide thickness (EOT) such as  $\text{HfO}_2$  [1, 2],  $\text{ZrO}_2$  [3–6],  $\text{TiO}_2$  [7], and  $\text{Al}_2\text{O}_3$  [8, 9]. Unfortunately, for most high-k materials, the higher dielectric constant comes at the expense of narrower band gap, 5–6 eV [10], that is, lower barrier height for tunnelling and the lower barrier height tends to compensate the benefit of the higher dielectric constant (thicker dielectric layer). Nevertheless, for many high-k materials, the net effect is a reduced leakage current. Needless to say, the search for the appropriate high-k to replace conventional  $\text{SiO}_2$ -based gate dielectrics is an important task.  $\text{HfO}_2$  has emerged as

one of the most promising high-k candidates due to its relatively high dielectric constant ( $\sim 25$ ) and large band gap ( $\sim 5.8$  eV). However, its physical and electrical properties suffer from its crystallisation at high temperature during post deposition annealing. Moreover,  $\text{HfO}_2$  is a solid state electrolyte for oxygen at high temperature. Thus, high temperature will lead to fast diffusion of oxygen through the  $\text{HfO}_2$  resulting in the growth of uncontrolled low-k interfacial layers ( $\text{SiO}_2$ ) limiting the equivalent oxide thickness (EOT) [11]. Nevertheless, and despite its relatively lower dielectric constant,  $\text{Al}_2\text{O}_3$  appears as an extremely promising candidate in terms of its chemical and thermal stability as well as its high-barrier offset.  $\text{Al}_2\text{O}_3$  is also interesting for its high crystallisation temperature and thus it is compatible with conventional process of integrating complementary MOS devices, which involves high temperatures above  $1000^\circ\text{C}$  [12]. However, the silicon substrate and high-k interface degrade the electron and hole mobility. Mobility directly affects the drain current of the transistors and therefore switches the speed of the circuits.

In this paper, and to overcome the problem of degradation mobility, we use an extremely thin  $\text{SiO}_2$  layer with the high-k dielectric. In this case, achieving a thin EOT is

very challenging. We propose an  $\text{Al}_2\text{O}_3/\text{SiO}_2$  gate dielectric. The  $\text{SiO}_2$  layer is needed in order to separate the carrier in MOSFET channel from the electric field fluctuations caused by soft phonons in the dielectric and decreasing the carrier mobility  $\mu$ . With such double-layer structure, we can make the ratio  $\mu/\text{EOT}$  high enough to guarantee a sufficiently high speed of the device [13]. The physical and electrical properties of based MOS devices are investigated. The effect of carrier trap parameters (depth and width) at the  $\text{Al}_2\text{O}_3/\text{SiO}_2$  interface is also discussed. The paper is organised as follows: after a brief introduction and the description of the modelled structure in Sections 1 and 2, in Section 3, I(V) and C(V) characteristics of MOS devices with  $\text{Al}_2\text{O}_3/\text{SiO}_2$  gate dielectrics are investigated and discussed. We will focus especially on the effect of carrier trap parameters at the  $\text{Al}_2\text{O}_3/\text{SiO}_2$  interface. Conclusions are given in Section 4.

## 2. MODELLING

So far, some models were proposed to study the tunnelling mechanisms [14–16]. In fact, understanding the carrier transport mechanisms is helpful to study the electrical and reliability characteristics. Furthermore, capacitance-voltage (C-V) measurement is one of the most convenient methods to characterise the MOS structure. Well known and easy to perform, it provides useful information such as flat band, thresholds, substrate doping level, oxide thickness, and interface or oxide trap density.

Within effective-mass approximation, our calculations in this study are based on a self-consistent solution of the Schrödinger and Poisson equations. The quantised energy levels  $E_i$  and their corresponding electronic wave functions  $\psi_i$  satisfy the Schrödinger equation while the Hartree approximation for the confining potential  $V_H(z)$  is obtained by solving the Poisson equation. In the Schrödinger equation,

$$-\frac{\hbar^2}{2} \nabla \left( \frac{1}{m^*(z)} \nabla \Psi_i(z) \right) + V(z) \Psi_i(z) = E_i \Psi_i(z), \quad (1)$$


$m^*$  represents the electron effective mass. The potential  $V(z)$  includes the band diagram discontinuities at interfaces between layers  $V_0(z)$  and the Hartree term due to the electrostatic potential energy  $V_H(z)$ . The Poisson equation, which yields the above-mentioned Hartree term, is given by

$$\frac{d}{dz} \left( \epsilon_0 \epsilon_r(z) \frac{d}{dz} \right) V_H(z) = q [N_D^+ - N_A^- - n(z) + p(z)], \quad (2)$$

where  $q$  is the electronic charge,  $\epsilon_r(z)$  is the position-dependant dielectric constant,  $\epsilon_0$  is the permittivity of vacuum,  $N_D^+$  and  $N_A^-$  refer to the ionised donor and acceptor concentration, and  $n(z)$  and  $p(z)$  are the free electron and hole concentration, respectively. These free-carrier concentrations are obtained by the following equations:

$$n(z) = \frac{m^* k T}{\pi \hbar^2} \sum_{ie} \ln \left[ 1 + \exp \left( \frac{E_F - E_{ie}}{k T} \right) \right] |\Psi_{ie}(z)|^2, \quad (3)$$

$$p(z) = \frac{m^* k T}{\pi \hbar^2} \sum_{ip} \ln \left[ 1 + \exp \left( \frac{E_{ip} - E_F}{k T} \right) \right] |\Psi_{ip}(z)|^2,$$



—■— 1.6 nm  $\text{Al}_2\text{O}_3/0.4$  nm  $\text{SiO}_2$     —△— EOT3  
 —□— EOT1    —●— 3.2 nm  $\text{Al}_2\text{O}_3/0.8$  nm  $\text{SiO}_2$   
 —▲— 2.4 nm  $\text{Al}_2\text{O}_3/0.6$  nm  $\text{SiO}_2$     —○— EOT2

FIGURE 1: C-V simulations for three different thicknesses of  $\text{Al}_2\text{O}_3/\text{SiO}_2$  stack (solid symbols). For each width, C-V characteristic is also simulated for the same EOT (resp., 1.08 nm, 2.16 nm, and 3.24 nm  $\text{SiO}_2$ ).

where  $E_{ie}$  and  $E_{ih}$  are the  $i$ th eigenvalues for electrons and holes, respectively, and  $E_F$  refers to the Fermi level which is determined by solving numerically the electro neutrality equation.

Then, the tunnelling current and the capacitance of the modelled structure are simulated as described in [17]. Numerically, the solution of the one dimensional Schrödinger-Poisson equation is based on a finite difference scheme.

Capacitors with  $\text{Al}_2\text{O}_3$ -based gate dielectric modelled in this paper consist of a p-Si substrate of 100 nm, a stack of (1.6 nm  $\text{Al}_2\text{O}_3$ )/(0.4 nm  $\text{SiO}_2$ ) as gate dielectric, and a 10 nm  $n$ -poly Si layer. The conduction band offsets  $\Delta E_c$  of  $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ , and  $\text{SiO}_2$  on Si used in this work are 2.8 eV, 2.0 eV, and 3.1 eV, respectively. The permittivities considered are 24, 10, and 3.9 for  $\text{HfO}_2$ ,  $\text{Al}_2\text{O}_3$ , and  $\text{SiO}_2$ , respectively. The  $p$ -substrate doping is  $N_A = 3 \times 10^{17} \text{ cm}^{-3}$ . The gate ( $n$ +poly Si,  $N_D = 1 \times 10^{20} \text{ cm}^{-3}$ ) is biased from accumulation to inversion regimes. We have taken  $m^* = 0.17, 0.35, [18]$  and  $0.6 m_0 [19]$  units for  $\text{HfO}_2, \text{Al}_2\text{O}_3,$  and  $\text{SiO}_2$ , respectively ( $m_0$  is the free-electron mass).

## 3. RESULTS AND DISCUSSION

Figure 1 represents the capacitance versus the gate voltage for  $n$ -MOS modelled structure. C-V curves are shown for different dielectric stacks:  $\text{Al}_2\text{O}_3$  (1.6 nm)/  $\text{SiO}_2$  (0.4 nm);  $\text{Al}_2\text{O}_3$  (2.4 nm)/ $\text{SiO}_2$  (0.6 nm);  $\text{Al}_2\text{O}_3$  (3.2 nm)/ $\text{SiO}_2$  (0.8 nm). One can note a positive voltage shift ( $\approx 200$  mV) in the characteristics with the dielectric thickness increase. As it is known, thin oxide permits a decrease of the programming voltage. The capacitance in accumulation and in strong inversion is dominated by the oxide capacitance. In  $n$ -MOS, the capacitance value is more thickness sensitive in strong




FIGURE 2: I-V simulations on SiO<sub>2</sub> (1 nm), Al<sub>2</sub>O<sub>3</sub> (2.56 nm), and HfO<sub>2</sub> (6.15 nm) NMOS barriers (with the same EOT: 1 nm).

inversion. We have also simulated the tunnelling current biased in accumulation and inversion regimes with single layer of dielectric. In fact, it has been demonstrated that Al<sub>2</sub>O<sub>3</sub> can be deposited uniformly directly on Si without an inter-layer [20]. A comparison of Al<sub>2</sub>O<sub>3</sub> material with SiO<sub>2</sub> and HfO<sub>2</sub> is given in Figure 2 for the same equivalent thickness (EOT) ( $t_{\text{SiO}_2} = 1$  nm,  $t_{\text{Al}_2\text{O}_3} = 2.56$  nm, and  $t_{\text{HfO}_2} = 6.15$  nm). The leakage current in the first structure is lower than that of SiO<sub>2</sub> because of Al<sub>2</sub>O<sub>3</sub> constant which is higher than that of SiO<sub>2</sub> [21], though not as much as in the case of HfO<sub>2</sub>. Nevertheless, and as shown in Figure 3, the  $n^+$ -polysilicon-(1.6 nm Al<sub>2</sub>O<sub>3</sub>)/(0.4 nm SiO<sub>2</sub>)-p-Si structure exhibits two-order magnitude and lower gate leakage than  $n^+$ -polysilicon-(0.4 nm SiO<sub>2</sub>)/(1.6 nm Al<sub>2</sub>O<sub>3</sub>)-p-Si and three decades lower than  $n^+$ -polysilicon-SiO<sub>2</sub>(1.024 nm)-p-Si for the same EOT and for  $V_g$  lower than  $-2$  V in the accumulation. In fact, for Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> gate dielectrics that have different  $k$  values and conduction band offsets, the tunnelling current is lower when the tunnelling occurs firstly in the high- $k$  dielectric film ( $n^+$ -polysilicon-Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>-p-Si) than in the low- $k$  one ( $n^+$ -polysilicon-SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>-p-Si) in the accumulation for gate voltage  $V_g$  lower than  $-2$  V. For direct-tunnelling region, similar gate leakage can be obtained for the two stacks. So, the tunnelling current is probably lower than other contributions which appear for high gate voltage.

However, many problems related to electron traps which shift the threshold voltage  $V_{\text{th}}$  reduce mobility through coulombic scattering and can cause breakdown by forming a conduction path. Then, the device efficiency is considerably reduced. In the purpose of taking into account this phenomenon, we have modelled a trap centred at the Al<sub>2</sub>O<sub>3</sub>(1.6 nm/SiO<sub>2</sub>(0.4 nm) interface by a thin quantum well; we can vary its depth, width, or mass. The origin for depth is taken at the bottom of Si conduction band. Figure 4 depicts the tunnelling current for  $-2$  eV trap depth and widths of 0.1 nm, 0.15 nm, 0.20 nm, and 0.25 nm. The gate




FIGURE 3: I-V simulations on Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> and SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> dielectric stacks for NMOS with the EOT (1 nm). I-V simulation on Al<sub>2</sub>O<sub>3</sub> dielectric is given for comparison.




FIGURE 4: I-V simulations on Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> dielectric stacks with carrier trap for different trap widths.

current increases with trap thickness due to the higher transparency. However, for high trap width value (0.25 nm), the I-V curve shows a reduction with oscillations due to the existence of a negative resistance. In fact, when the trap thickness increases, we pass progressively from capacity I-V characteristic to tunnel diode. Some of the trapped electrons face a triangular barrier for the emission process, giving rise to an additional peak in the trap occupancy near the gate side of the dielectric. Figure 5(a) compares I-V curves for different trap depths of ( $-2$  eV,  $-1$  eV, and  $-0.5$  eV) with 0.1 nm trap width. As shown, the gate current hardly increases with the trap depth in the accumulation region, in the inversion one; the current has the same value for low gate voltage. When using a higher mass of material constituting the trap, the gate




FIGURE 5: I-V simulations on  $\text{Al}_2\text{O}_3/\text{SiO}_2$  dielectric stacks with carrier trap for (a) different depths ( $-2$  eV,  $-1$  eV,  $-0.5$  eV, and without trap) and (b) different masses ( $m_0$ ,  $10 m_0$ , and  $13 m_0$ ) of material constituting the trap.

current increase is more sensitive and a region of negative resistance appears corresponding to an alignment of levels for carrier in the Si region and the trap one (see Figure 5(b)). These oscillations for high bias are due to the fact that in this regime the energy barrier has a triangular shape which gives rise to an oscillating wave function, in contrast to the decaying wave function for a trapezoidal barrier. One can note the kink in  $I(V)$  curves for gate voltage  $-1\text{V} \leq V_g \leq 0$  with high leakage current values, this is probably due to the generation of carriers in the poly gate.

#### 4. CONCLUSION

In this paper, and to reduce the defect density, an  $\text{SiO}_2$  interlayer helps to improve  $\text{Si-Al}_2\text{O}_3$  interface quality and therefore device characteristics. By using a stack of  $\text{Al}_2\text{O}_3/\text{SiO}_2$  as gate dielectric with an equivalent oxide thickness of  $1.024$  nm ( $1.6$  nm  $\text{Al}_2\text{O}_3$  and  $0.4$  nm  $\text{SiO}_2$ ) of gate dielectric MOS, the gate leakage exhibits an important decrease. In fact,  $\text{Al}_2\text{O}_3$  exhibits gate leakage much lower than that of conventional  $\text{SiO}_2$  of the same equivalent electrical thickness (capacitance) and good interface quality.

In the aim to simulate a realistic device, taking into account the trap carriers at the interface is essential. The gate current seems to be indifferent with the change in trap depth for low masses of material constituting the trap. However, when using higher mass values or larger traps, a large injection current is observed showing oscillations due to the existence of a negative resistance.

#### ACKNOWLEDGMENTS

The authors would like to thank Rhone Alpes Region and European Projects that supported financially this work.

#### REFERENCES

- [1] M. She, H. Takeuchi, and T. J. King, "Improved SONOS-type flash memory using  $\text{HfO}_2$  as trapping layer," in *Proceedings of the 19th IEEE Non-Volatile Semiconductor Memory Workshop (NVSMW '03)*, pp. 53–55, Monterey, Calif, USA, February 2003.
- [2] L. Kang, K. Onishi, Y. Jeon, et al., "MOSFET devices with polysilicon on single-layer  $\text{HfO}_2$  high-K dielectrics," in *IEEE International Electron Devices Meeting (IEDM '00)*, pp. 35–38, San Francisco, Calif, USA, December 2000.
- [3] M. Copel, M. Gribelyuk, and E. P. Gusev, "Structure and stability of ultrathin zirconium oxide layers on  $\text{Si}(001)$ ," *Applied Physics Letters*, vol. 76, no. 4, pp. 436–438, 2000.
- [4] E. P. Gusev, M. Copel, E. Cartier, et al., "Physical characterization of ultrathin films of high dielectric constant materials on silicon," in *The Physics and Chemistry of  $\text{SiO}_2$  and the Si- $\text{SiO}_2$  Interface*, H. Z. Massoud, E. H. Poindexter, M. Hirose, and I. J. R. Banmvol, Eds., vol. 4, p. 477, The Electrochemical Society, Pennington, NJ, USA, 2000.
- [5] T. S. Jeon, J. M. White, and D. L. Kwong, "Thermal stability of ultrathin  $\text{ZrO}_2$  films prepared by chemical vapor deposition on  $\text{Si}(100)$ ," *Applied Physics Letters*, vol. 78, no. 3, pp. 368–370, 2001.
- [6] W.-J. Qi, R. Nieh, B. H. Lee, L. Kang, Y. Jeon, and J. C. Lee, "Electrical and reliability characteristics of  $\text{ZrO}_2$  deposited directly on Si for gate dielectric application," *Applied Physics Letters*, vol. 77, no. 20, pp. 3269–3271, 2000.
- [7] S. A. Campbell, H. S. Kim, D. C. Gilmer, B. He, T. Ma, and W. L. Gladfelter, "Titanium dioxide ( $\text{TiO}_2$ )-based gate insulators," *IBM Journal of Research and Development*, vol. 43, no. 3, p. 383, 1999.
- [8] L. Manchanda, W. H. Lee, J. E. Bower, et al., "Gate quality doped high K films for CMOS beyond 100 nm: 3-10 nm  $\text{Al}_2\text{O}_3$  with low leakage and low interface states," in *IEEE International Electron Devices Meeting (IEDM '98)*, pp. 605–608, San Francisco, Calif, USA, December 1998.

- [9] R. Ludeke, M. T. Cuberes, and E. Cartier, "Local transport and trapping issues in  $\text{Al}_2\text{O}_3$  gate oxide structures," *Applied Physics Letters*, vol. 76, no. 20, pp. 2886–2888, 2000.
- [10] J. Robertson, "Band offsets of wide-band-gap oxides and implications for future electronic devices," *Journal of Vacuum Science & Technology B*, vol. 18, no. 3, pp. 1785–1791, 2000.
- [11] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High- $\kappa$  gate dielectrics: current status and materials properties considerations," *Journal of Applied Physics*, vol. 89, no. 10, pp. 5243–5275, 2001.
- [12] E. P. Gusev, E. Cartier, D. A. Buchanan, et al., "Ultrathin high-K metal oxides on silicon: processing, characterization and integration issues," *Microelectronic Engineering*, vol. 59, no. 1–4, pp. 341–349, 2001.
- [13] R. G. Vitchev, J. J. Pireaux, T. Conard, H. Bender, J. Wolstenholme, and Chr. Defranoux, "X-ray photoelectron spectroscopy characterisation of high-k dielectric  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  layers deposited on  $\text{SiO}_2/\text{Si}$  surface," *Applied Surface Science*, vol. 235, no. 1-2, pp. 21–25, 2004.
- [14] W. Magnus and W. Schoenmaker, "Full quantum mechanical model for the charge distribution and the leakage currents in ultrathin metal—insulator—semiconductor capacitors," *Journal of Applied Physics*, vol. 88, no. 10, pp. 5833–5842, 2000.
- [15] J. Cai and C. T. Sah, "Gate tunneling currents in ultrathin oxide metal—oxide—silicon transistors," *Journal of Applied Physics*, vol. 89, no. 4, pp. 2272–2285, 2001.
- [16] E. M. Vogel, K. Z. Ahmed, B. Hornung, et al., "Modeled tunnel currents for high dielectric constant dielectrics," *IEEE Transactions on Electron Devices*, vol. 45, no. 6, pp. 1350–1355, 1988.
- [17] P. Palestri, N. Barin, D. Brunel, et al., "Comparison of modeling approaches for the capacitance—voltage and current—voltage characteristics of advanced gate stacks," *IEEE Transactions on Electron Devices*, vol. 54, no. 1, pp. 106–114, 2007.
- [18] Y. T. Hou, M. F. Li, H. Y. Yu, and D.-L. Kwong, "Modeling of tunneling currents through  $\text{HfO}_2$  and  $(\text{HfO}_2)_x/(\text{Al}_2\text{O}_3)_{1-x}$  gate stacks," *IEEE Electron Device Letters*, vol. 24, no. 2, pp. 96–98, 2003.
- [19] N. Yang, W. K. Henson, J. R. Hauser, and J. J. Wortman, "Modeling study of ultrathin gate oxides using direct tunneling current and capacitance-voltage measurements in MOS devices," *IEEE Transactions on Electron Devices*, vol. 46, no. 7, pp. 1464–1471, 1999.
- [20] E. P. Gusev, M. Copel, E. Cartier, I. J. R. Baumvol, C. Krug, and M. Gribelyuk, "High-resolution depth profiling in ultrathin  $\text{Al}_2\text{O}_3$  films on Si," *Applied Physics Letters*, vol. 76, no. 2, pp. 176–178, 2000.
- [21] D. A. Buchanan, E. P. Gusev, E. Cartier, et al., "80 nm polysilicon gated n-FETs with ultra-thin  $\text{Al}_2\text{O}_3$  gate dielectric for ULSI applications," in *IEEE International Electron Devices Meeting (IEDM '00)*, pp. 223–226, San Francisco, Calif, USA, December 2000.



**Hindawi**

Submit your manuscripts at  
<http://www.hindawi.com>

