Research Article

A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies

Soumya Pandit,1 Chittaranjan Mandal,2 and Amit Patra2

1 Institute of Radio Physics and Electronics, University of Calcutta, Kolkata 700009, India
2 Indian Institute of Technology, Kharagpur 721302, India

Correspondence should be addressed to Soumya Pandit, soumya.pandit@yahoo.co.in

Received 4 March 2011; Accepted 28 May 2011

Academic Editor: Sheldon Tan

Copyright © 2011 Soumya Pandit et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This paper presents a systematic methodology for the generation of high-level performance models for analog component blocks. The transistor sizes of the circuit-level implementations of the component blocks along with a set of geometry constraints applied over them define the sample space. A Halton sequence generator is used as a sampling algorithm. Performance data are generated by simulating each sampled circuit configuration through SPICE. Least squares support vector machine (LS-SVM) is used as a regression function. Optimal values of the model hyper parameters are determined through a grid search-based technique and a genetic algorithm-based technique. The high-level models of the individual component blocks are combined analytically to construct the high-level model of a complete system. The constructed performance models have been used to implement a GA-based high-level topology sizing process. The advantages of the present methodology are that the constructed models are accurate with respect to real circuit-level simulation results, fast to evaluate, and have a good generalization ability. In addition, the model construction time is low and the construction process does not require any detailed knowledge of circuit design. The entire methodology has been demonstrated with a set of numerical results.

1. Introduction

An analog high-level design process is defined as the translation of analog system-level specifications into a proper topology of component blocks, in which the specifications of all the component blocks are completely determined so that the overall system meets its desired specifications optimally [1–3]. The two important steps of an analog high-level design procedure are high-level topology generation/selection [4, 5] and high-level specification translation [6]. At the high-level design abstraction, a topology is defined as an interconnection of several analog component blocks such as amplifier, mixer and filter. The detailed circuit-level implementations of these component blocks are not specified at this level of abstraction. The analog component blocks are represented by their high-level models.

During the past two decades, many optimization-based approaches have been proposed to handle the task of topology generation/selection [7–11]. These approaches involve the task of topology sizing, where the specification parameters of all the component blocks of a topology are determined such that the desired system specifications are optimally satisfied. The two important modules for this type of design methodology are a performance estimation module and an optimization engine. The implementation of the design methodology is based upon the flow of information between these two modules.

The performance models that are used in the high-level design abstraction are referred to as high-level performance models. An analog high-level performance model is a function that estimates the performance of an analog component block when some high-level design parameters of the block are given as inputs [12, 13]. The important requirements for a good high-level performance model are as follows. (i) The model needs to be low dimensional. (ii) The predicted results need to be accurate. The model accuracy is measured as the deviation of the model predicted value from the true function value. The function value in this case is the performance parameter obtained from transistor level simulation [12]. (iii) The evaluation time must be short. This is measured by the CPU time required to evaluate a model. (iv) The time required to construct an accurate model must
be small, so that the design overhead does not become high. As a rough estimate, the construction cost is measured as

$$T_{\text{construction}} = T_{\text{data generation}} + T_{\text{training}}$$

where the terms are self-explanatory. There exists a tradeoff between these requirements since a model with lower prediction error generally takes more time for construction and evaluation.

In this work, we have developed the performance models using least squares support vector machine (LS-SVM) as the regressor. The transistor sizes of the circuit-level implementations of the component blocks along with a set of geometry constraints applied over them define the sample space. Performance data are generated by simulating each sampled circuit configuration through SPICE. The LS-SVM hyper parameters are determined through formal optimization-based techniques. The constructed performance models have been used to implement a high-level topology sizing process. The advantages of this methodology are that the constructed models are accurate with respect to real circuit-level simulation results, fast to evaluate and have a good generalization ability. In addition, the model construction time is low and the construction process does not require any detailed knowledge of circuit design. The entire methodology has been demonstrated with a set of experimental results.

The rest of the paper is organized as follows. Section 2 reviews some related works. Section 3 presents the background concepts on least squares support vector machines. An outline of the methodology is provided in Section 4. The model generation methodology is described in detail in Section 5. The topology sizing process is described in Section 6. Numerical results are provided in Section 7 and finally conclusion is drawn in Section 8.

## 2. Related Work

A fairly complete survey of related works is given in [14]. An analog performance estimation (APE) tool for high-level synthesis of analog integrated circuits is described in [15, 16]. It takes the design parameters (e.g., transistor sizes, biasing) of an analog circuit as inputs and determines its performance parameters (e.g., power consumption, thermal noise) along with anticipated sizes of all the circuit elements. The estimator is fast to evaluate but the accuracy of the estimated results with respect to real circuit-level simulation results is not good. This is because the performance equations are based on simplified MOS models (SPICE level 1 equations). A power estimation model for ADC using empirical formulae is described in [13]. Although this is fast, the accuracy with respect to real simulation results under all conditions is off by orders of magnitude. The technique for generation of posynomial equation-based performance estimation models for analog circuits like op-amps, multistage amplifiers, switch capacitor filters, and so forth, is described in [17, 18]. An important advantage of such a modeling approach is that the topology sizing process can be formulated as a geometric program, which is easy to solve through very fast techniques. However, there are several limitations of this technique. The derivation of performance equations is often a manual process, based on simple MOS equations. In addition, although many analog circuit characteristics can be cast in posynomial format, this is not true for all characteristics. For such characteristics, often an approximate representation is used. An automatic procedure for generation of posynomial models using fitting technique is described in [19, 20]. This technique overcomes several limitations of the handcrafted posynomial modeling techniques. The models are built from a set of data obtained through SPICE simulations. Therefore, full accuracy of SPICE simulation is achieved through such performance models. A neural network-based tool for automated power and area estimation is described in [21]. Circuit simulation results are used to train a neural network model, which is subsequently used as an estimator. Fairly recently, support vector machine (SVM) has been used for modeling of performance parameters for RF and analog circuits [22–24]. In [25], SVM-optimized by GA has been used to develop a soft fault diagnosis method for analog circuits. In [26], GA and SVM has been used in conjunction for developing feasibility model which is then used within an evolutionary computation-based optimization framework for analog circuit optimization.

### 2.1. Comparison with Existing Methodologies.

The present methodology uses nonparametric regression technique for constructing the high-level performance models. Compared with the other modeling methodologies employing symbolic analysis technique or simulation-based technique, the advantages of the present methodology are as follows. (i) Full accuracy of SPICE simulations and advanced device models, such as BSIM3v3 are used to generate the performance models. The models are thus accurate compared to real circuit-level simulation results. (ii) There is no need for any a priori knowledge about the unknown dependency between the inputs and the outputs of the models to be constructed. (iii) The generalization ability of the models is high. (iv) The model construction time is low and the construction process does not require any detailed circuit design knowledge.

The EsteMate methodology [21] using artificial neural network (ANN) and the SVM-based methodology discussed in [22, 23] are closely related with the present methodology. The methodology that we have developed, however, has a number of advantages over them. These are as follows.

(1) In the EsteMate methodology, the specification parameters of a component block constitute the sample space for training data generation. The specification parameters are electrical parameters and there exists strong nonlinear correlations amongst them. Therefore, sophisticated sampling strategies are required for constructing models with good generalization ability in the EsteMate methodology. On the other hand, in our method, the transistor sizes along with a set of geometry constraints applied over them define the sample space. Within this sample space, the circuit performance behavior becomes weakly nonlinear. Thus simple sampling strategies are used in our methodology to construct models with good generalization ability.
(2) In EsteMate, for each sample, a complete circuit sizing task using a global optimization algorithm is required for generation of the training data. This is usually prohibitively time consuming. On the other hand, in our method, simple circuit simulations using the sampled transistor sizes are required for data generation. Therefore, the cost of training data generation in our method is much less compared to that in the EsteMate methodology [21]. With the EsteMate methodology, the training sample points are so generated that performances such as power is optimized. On the other hand, in our methodology, the task of performance optimization has been considered as a separate issue, isolated from the performance model generation procedure. Our strategy is actually followed in all practical optimization-based high-level design procedures [1, 27].

(3) The generalization ability of the models constructed with our methodology is better than that generated through the EsteMate methodology. This is because the latter uses ANN regression technique. Neural network-based approaches suffer from difficulties with generalization, producing models that can overfit the data. This is a consequence of the optimization algorithms used for parameter selection and the statistical measures used to select the “best” model. SVM formulation, on the other hand, is based upon structural risk minimization (SRM) principle [28], which has been shown to be superior to traditional empirical risk minimization (ERM) principle, employed by the conventional neural networks. SRM minimizes an upper bound on the expected risk, as opposed to ERM that minimizes the error on the training data. Therefore an SVM has greater generalization capability.

(4) The SVM-based methodology, as presented in [23], uses heuristic knowledge to determine the model hyper parameters. The present methodology uses optimization techniques to determine optimal values for them. GA-based methodology for determination of optimal values for the model hyper parameters is found to be faster compared to the grid search technique employed in [22].

3. Background: Least Squares Support Vector Regression

In recent years, the support vector machine (SVM), as a powerful new tool for data classification and function estimation, has been developed [28]. Suykens and Vandewalle [29] proposed a modified version of SVM called least squares SVM. In this subsection, we briefly outline the theory behind the LS-SVM as function regressor.

Consider a given set of training samples \( \{x_k, y_k\}_{k=1,2,...,N_t} \) where \( x_k \) is the input value and \( y_k \) is the corresponding target value for the \( k \)th sample. With an SVR, the relationship between the input vector and the target vector is given as

\[
\hat{y}(x) = w^T \phi(x) + b,
\]

where \( \phi \) is the mapping of the vector \( x \) to some (probably high-dimensional) feature space, \( b \) is the bias, and \( w \) is the weight vector of the same dimension as the feature space. The mapping \( \phi(x) \) is generally nonlinear which makes it possible to approximate nonlinear functions. The approximation error for the \( k \)th sample is defined as

\[
e_k = y_k - \hat{y}_k(x_k).
\]

The minimization of the error together with the regression is given as

\[
\min \mathcal{J}(w, e) = \frac{1}{2} w^T w + \frac{1}{2} \sum_{k=1}^{N_t} e_k^2,
\]

with equality constraint

\[
y_k = w^T \phi(x_k) + b + e_k, \quad k = 1, 2, \ldots, n,
\]

where \( N_t \) denotes the total number of training datasets and the suffix \( k \) denotes the index of the training set, that is, \( k \)th training data, \( y \) is the regularization parameter.

The optimization problem (4) is considered to be a constrained optimization problem and a Lagrange function is used to solve it. Instead of minimizing the primary objective (4), a dual objective, the so-called Lagrangian, is formed of which the saddle point is the optimum. The Lagrangian for this problem is given as

\[
\mathcal{L}(w, b, e, \alpha) = \mathcal{J}(w, e) - \sum_{k=1}^{N_t} \alpha_k \left( w^T \phi(x_k) + b + e_k - y_k \right),
\]

where \( \alpha_k \)'s are called the Lagrangian multipliers. The saddle point is found out by setting the derivatives equal to zero:

\[
\frac{\partial \mathcal{L}}{\partial w} = 0 \quad \Rightarrow \quad w = \sum_{k=1}^{N_t} \alpha_k \phi(x_k),
\]

\[
\frac{\partial \mathcal{L}}{\partial b} = 0 \quad \Rightarrow \quad w = \sum_{k=1}^{N_t} \alpha_k = 0,
\]

\[
\frac{\partial \mathcal{L}}{\partial e_k} = 0 \quad \Rightarrow \quad \alpha_k = y e_k,
\]

\[
\frac{\partial \mathcal{L}}{\partial \alpha_k} = 0 \quad \Rightarrow \quad w^T \phi(x_k) + b + e_k - y_k = 0.
\]

By eliminating \( e_k \) and \( w \) through substitution, the final model is expressed as a weighted linear combination of the inner
product between the training points and a new test object. The output is given as

\[
\hat{y}(\mathcal{X}) = \langle w, \phi(\mathcal{X}) \rangle = \left( \sum_{k=1}^{N_t} \alpha_k \phi(x_k), \phi(x) \right) + b
\]

where \( K(x_k, x) \) is the kernel function. The elegance of using the kernel function lies in the fact that one can deal with feature spaces of arbitrary dimensionality without having to compute the map \( \phi(\mathcal{X}) \) explicitly. Any function that satisfies Mercer’s condition can be used as the kernel function. The Gaussian kernel function used in the present work is defined as

\[
K(x_k, x) = \exp \left( -\frac{\|x_k - x\|^2}{\sigma^2} \right),
\]

and is commonly used, where \( \sigma^2 \) denotes the kernel bandwidth. The two important parameters, kernel parameter \( \sigma^2 \), and the regulation parameter \( \gamma \) as defined in (4) are referred to as hyper parameters. The values of these parameters have to determined critically in order to make the network efficient.

4. An Outline of the Methodology

The high-level performance model of an analog component block is mathematically represented as

\[
\overline{\mathcal{P}} = \mathcal{F}(\overline{\mathcal{X}}),
\]

where \( \overline{\mathcal{P}} \) is a set of performance parameters and \( \overline{\mathcal{X}} \) is a set of specification parameters. The input specification parameters are referred to as the high-level design parameters. It is to be noted that out of various possible specification parameters, only the dominant parameters are to be considered as inputs. The selection of these is based upon the designer’s knowledge [12]. These high-level design parameters describe a space referred to as the sample space. The sample space is explored to extract sample points through suitable algorithms. The numerical values of the sample points (both inputs and outputs of the performance model to be constructed) are generated through SPICE simulations. The data points so generated are divided into two sets, referred to as the training set and the test set. A least squares SVM network approximating a performance model is constructed by training the network with the training set. The test dataset is used to validate the SVM model. Suitable kernel functions are selected for constructing the SVM. An initial SVM model is constructed through some initial values of the hyper parameters. An iterative process is then executed to construct the final LS-SVM so as to maximize its efficiency through optimal determination of the hyper parameters. An outline of the process for constructing the performance model of a single component block is illustrated in Figure 1(a).

For a complex system, consisting of many component blocks, the high-level performance model of the complete system is constructed at the second level of hierarchy, where the high-level models of the individual component blocks are combined analytically (see Figure 1(b)). The constructed performance models are used to implement a high-level topology sizing process. For a given unsized high-level topology of an analog system, the topology parameters (which are the specification parameters of the individual blocks of the high-level topology) are determined such that the desired design goals are satisfied. The entire operation is performed within an optimization procedure, which in the present work is implemented through GA. The constructed LS-SVM models are used within the GA loop. An outline of the sizing methodology is shown in Figure 1(c).

The following two important points may be noted in connection with the present methodology. First, the high-level performance model of a complete system is generated in a hierarchical manner. The major advantage of this hierarchical approach is reusability of the high-level model of the individual component blocks. The high-level model of the component blocks can be utilized whenever the corresponding component blocks are part of a system, provided the functionality and performance constraints are identical. This generally happens. The issue of reusability of the component block level high-level models is demonstrated in Experiment 3, provided later. However, this advantage comes at the cost of reduced accuracy of the model of the complete system. This tradeoff is a general phenomenon in analog design automation process. It may, however, be noted that it is possible to construct the high-level performance model of a complete system using the regression technique discussed here. For some customized applications, this may be done. Second, the requirement of low dimensionality of the models must be carefully taken care of. The scalability of our approach of model generation is not high, compared to analytical approach. However, compared to other black-box approaches like ANN-based, the scalability of our SVM-based approach is high. In addition, many of the global optimization algorithms suffer from the problem of “curse of dimensionality.” For a topology sizing procedure, employing high-dimensional model the design space in which to search for optimal design points becomes too large to be handled by simple optimization algorithms. Therefore, while selecting the inputs of the model, only the dominant specification parameters need to be considered.

The detailed operations of each of the steps outlined above are discussed in the following sections and subsections.

5. High-Level Performance Model Generation

In this section, we describe the various steps of the performance model generation procedure in detail.
Figure 1: An outline of the methodology; (a) model generation for individual blocks, (b) model generation for a complete system, and (c) high-level topology sizing.
5.1. Sample Space Definition, Data Generation, and Scaling. In (10), both $\rho$ and $\bar{X}$ are taken to be functions of a set of geometry parameters $\bar{\alpha}$ (transistor sizes) of a component block, expressed as

$$
\bar{X} = \mathcal{R}(\bar{\alpha}),
$$

$$
\rho = \mathcal{Q}(\bar{\alpha}).
$$

(11)

$\mathcal{R}$ and $\mathcal{Q}$ represents the mapping of the geometry parameters to electrical parameters. This is illustrated in Figure 2. The multidimensional space spanned by the elements of the set $\bar{\alpha}$ is defined as circuit-level design space $\mathcal{D}_a$. The sample space is a subspace within $\mathcal{D}_a$ (see Figure 3), defined through a set of geometry constraints. These geometry constraints include equality constraints as well as inequality constraints. For example, for matching purpose, the sizes of a differential pair transistors are equal. The inequality constraints are determined by the feature size of a technology and conditions that the transistors are not excessively large. With elementary algebraic transformations, all the geometry constraints are combined into a single nonlinear vector inequality, which is interpreted element wise as

$$
\bar{C}_{\rho}(\bar{\alpha}) \geq 0 \iff \forall i \in \{1, \ldots, q\} \ C_{\rho}(\alpha_i) \geq 0.
$$

(12)

Within this sample space, the circuit performance behavior becomes weakly nonlinear [27, 30]. Therefore, simple sampling strategies are used to construct models with good generalization ability. In the present work, the sample points are extracted through Halton sequence generation. This is a quasirandom number generator which generates a set of uniformly distributed random points in the sample space [31]. This ensures a uniform and unbiased representation of the sample space. The number of sample data plays an important role in determining the efficiency of the constructed LS-SVM model. Utilizing a separate algorithm, it is possible to determine an optimum size of the training sample data such that models built with smaller training set than this optimum value will have lower accuracy than the models built with optimum number of training sample and models built with larger training data than the optimum number will have no significant higher accuracy. However, in the present work, in order to make the sampling procedure simple, the number of sample data is fixed which is determined through a trial and error method.

The training data generation process is outlined in Figure 4. For each input sample (transistor sizes) extracted from the sample space $\mathcal{D}_g$, the chosen circuit topology of a component block is simulated using SPICE through Cadence Spectre tool using the BSIM3v3 model. Depending upon the selected input-output parameters of an estimation function, it is necessary to construct a set of test benches that would provide sufficient data to facilitate automatic extraction of these parameters via postprocessing of SPICE output files. A set of constraints, referred to as feasibility constraints are then applied over the generated data to ensure that only feasible data are taken for training.

The generated input-output data are considered to be feasible, if either they themselves satisfy a set of constraints or the mapping procedures ($\mathcal{R}, \mathcal{Q}$) through which they are generated satisfy a set of constraints. The constraints are as follows [30].

1. Functionality constraints $C_f$: these constraints are applied on the measured node voltages and currents. They ensure correct functionality of the circuit and are expressed as

$$
C_f = \left\{ f_k(v, i) \geq 0, \ k = 1, 2, \ldots, n_f \right\}.
$$

13

(13)

For example, the transistors of a differential pair must work in saturation.

2. Performance constraints $C_p$: these are applied directly on the input-output parameters, depending upon an application system. These are expressed as

$$
C_p = \left\{ f_k(\rho, \bar{X}) \geq 0, \ k = 1, 2, \ldots, n_p \right\}.
$$

14

(14)

For example, the phase margin of an op-amp must be greater than 45°.

The total set of constraints for feasibility checking is thus $C = \{ C_f \cup C_p \}$. It is to be noted that through the process of feasibility checking, various simulation data are discarded. This at a glance may give an impression about wastage of
Data scaling is an essential step to improve the learning/training process of SVMs. The data of the input and/or output parameters are scaled. The commonly suggested scaling schemes are linear scaling, log scaling, and two-sided log scaling. The present methodology employs both linear scaling and logarithmic scaling depending upon the ranges of different inputs or outputs. Applying log scale to data with large variations balances large and small magnitudes of the same parameter in different regions of the model.

5.2. LS-SVM Construction. In this subsection, we discuss the various issues related to the construction of the LS-SVM regressor.
The grid search technique is therefore performed in two stages. In the first stage, a coarse grid search is performed. After identifying a better region on the grid, a finer grid search on that region is conducted in the second stage. In addition, the grid search process is a tricky task since a suitable sampling step varies from kernel to kernel and the grid interval may not be easy to locate without prior knowledge of the problem. In the present work, these parameters are determined through trial and error method.

(2) Genetic Algorithm-Based Technique. In order to reduce the computational time required to determine the optimal hyper parameter values without sacrificing the accuracy, numerical gradient-based optimization technique can be used. However, it has been found that often the SVM model selection criteria have multiple local optima with respect to the hyper parameter values [28]. In such cases, the gradient-based method have chances to be trapped in bad local optima. Considering this fact, we use a genetic algorithm-based global optimization technique for determining the hyper parameter values.

In the GA-based technique, the task of selection of the hyper parameters is same as an optima searching task, and each point in the search space represents one feasible solution (specific hyper parameters). Each feasible solution is marked by its estimated generalization ability, and the determination of a solution is equal to determination of some extreme point in the search space.

An outline of a simple GA-based process is shown in Figure 5. The chromosomes consist of two parts, $\log_2 y$ and $\log_2 \sigma^2$. The encoding of the hyper parameters into a chromosome is a key issue. A real-coded scheme is used as the representation of the parameters in this work. Therefore,
the solution space coincides with the chromosome space. In order to produce the initial population, the initial values of the designed parameters are distributed in the solution space evenly. The selection of population size, one of the factors that affects the performance of GA. The GA evaluation duration is proportional to the population size. If the population size is too large, a prohibitive amount of time for optimization will be required. On the other hand, if the population size is too small, the GA can prematurely converge to a suboptimal solution, thereby reducing the final solution quality. There is no generally accepted theory for determining optimal population size. Usually, it is determined by experimentation or experience.

During the evolutionary process of GA, a model is trained with the current hyper parameter values. The hold-out method as well as the k-fold cross-validation method are used for estimating the generalization error. The fitness function is an important factor for estimation and evolution are used for estimating the generalization error. The fitness function is defined as follows:

\[ F = \frac{1}{\text{ARE}(\rho', \sigma^2)}. \]  

Thus, maximizing the fitness value corresponds to minimizing the predicted error. The ARE function is defined as

\[ \text{ARE} = \frac{1}{N_{\text{te}}} \sum_{i=1}^{N_{\text{te}}} (\rho' - \rho). \]  

Here \( N_{\text{te}}, \rho, \) and \( \rho' \) are the number of test data, the SVM estimator output, and the corresponding SPICE simulated value, respectively. The fitness of each chromosome is taken to be the average of five repetitions. This reduces the stochastic variability of the model training process in GA-based LS-SVM.

The genetic operator includes the three basic operators such as selection, crossover, and mutation. Roulette wheel selection technique is used for the selection operation. The probability \( p_i \) of selecting the \( i \)th solution is given by

\[ p_i = \frac{F_i}{\sum_{i=1}^{N_{\text{pop}}} F_i}, \]  

where \( N_{\text{pop}} \) is the size of the population. Besides, in order to keep the best chromosome in every generation, the idea of elitism is adopted. The use of a pair of real-parameter decision variable vectors to create a new pair of offspring vectors is done by the crossover operator. For two parent solutions \( x_1 \) and \( x_2 \), the offspring is determined through a blend crossover operator. For two parent solutions \( x_1 \) and \( x_2 \), such that \( x_1 < x_2 \), the blend crossover operator \( \text{BLX-\beta} \) randomly picks a solution in the range \([x_1 - \beta(x_2 - x_1), x_2 + \beta(x_2 - x_1)]\). Thus, if \( u \) be a random number in the range \((0,1)\) and \( a = (1 + 2\beta)u - \beta \), then the following is an offspring:

\[ x_{\text{new}} = (1 - ax_1) + ax_2. \]  

If \( \beta \) is zero, this crossover creates a random solution in the range \((x_1, x_2)\). It has been reported for a number of test cases that BLX-0.5 (with \( \beta = 0.5 \)) performs better than BLX operators with any other \( \beta \) value. The mutation operator is used with a low probability to alter the solutions locally to hopefully create better solutions. The need for mutation is to maintain a good diversity of the population. The normally distributed mutation operator is used in this work. A zero mean Gaussian probability distribution with standard deviation \( \eta_i \) for the \( i \)th solution is used. The new solution is given as

\[ x_{\text{new}} = x_i + N(0, \eta_i). \]  

The parameter \( \eta_i \) is user-defined and dependent upon the problem. Also, it must be ensured that the new solution lies within the specified upper and lower limits. When the difference between the estimated error of the child population and that of the parent population is less than a predefined threshold over certain fixed generations, the whole process is terminated and the corresponding hyper parameter pair is taken as the output.

It may be mentioned here that there is no fixed method for defining the GA parameters, which are all empirical in nature. However, the optimality of the hyper parameter values is dependent upon the values of the GA parameters. In the present work, the values of the GA parameters are selected primarily by trial and error method over several runs.

5.3. Quality Measures. Statistical functions are generally used to assess the quality of the generated estimator. The ARE function defined in (17) is one such measure. Another commonly used measure is the correlation coefficient \( R \). This is defined as follows:

\[ R = \frac{N_{\text{te}} \sum \rho \rho' - \sum \rho \sum \rho'}{\sqrt{\left[ N_{\text{te}} \sum \rho^2 - (\sum \rho)^2\right] \left[ N_{\text{te}} \sum \rho'^2 - (\sum \rho')^2\right]}}. \]  

The correlation coefficient is a measure of how closely the LS-SVM outputs fit with the target values. It is a number between 0 and 1. If there is no linear relationship between the estimated values and the actual targets, then the correlation coefficient is 0. If the number is equal to 1.0, then there is a perfect fit between the targets and the outputs. Thus, the higher the correlation coefficient, the better it is.

6. Topology Sizing Methodology Using GA

The topology sizing process is defined as the task of determining the topology parameters (specification parameters of the constituent component blocks) of a high-level topology such that the desired specifications of the system are satisfied with optimized performances. In this section, we discuss a genetic algorithm-based methodology for a topology sizing process employing the constructed LS-SVM performance models.

An outline of the flow is shown in Figure 6. A high-level topology is regarded as a multidimensional space, in
which the topology parameters are the dimensions. The valid design space for a particular application consists of those points which satisfy the design constraints. The optimization algorithm searches in this valid design space for the point which optimizes a cost function. The optimization targets, that is, the performance parameters to be optimized and system specifications to be satisfied are specified by the user. The GA optimizer generates a set of chromosomes, each representing a combination of topology parameters in the given design space. Performance estimation models for estimating the performances of a topology of the entire system are constructed by combining the LS-SVM models of the individual component blocks through analytical formulae. The performance estimation models take each combination of topology parameters and produce an estimation of the desired performance cost of the topology as the output. A cost function is computed using these estimated performance values. The chromosomes are updated according to their fitness, related to the cost function. This process continues until a desired cost function objective is achieved or a maximum number of iterations are executed.

7. Numerical Results

In this section, we provide experimental results demonstrating the methodologies described above. The entire methodology has been implemented in MATLAB environment and the training of the LS-SVM has been done using MATLAB toolbox [35].

7.1. Experiment 1. A two-stage CMOS operational transconductance amplifier (OTA) is shown in Figure 7. The technology is 0.18 μm CMOS process, with a supply voltage of 1.8 V. The transistor level parameters along with the various feasibility constraints are listed in Table 2. The functional constraints ensure that all the transistors are on and are in the saturation region with some user-defined margin. We consider the problem of modeling input referred thermal noise ($\rho_1$), power consumption ($\rho_2$), and output impedance ($\rho_3$) as functions of DC gain ($X_1$), bandwidth ($X_2$), and slew rate ($X_3$). From the sample space defined by the transistor sizes, a set of 5000 samples is generated using a Halton sequence generator. These are simulated through AC analysis, operating point analysis, noise analysis, and transient analysis using SPICE program. Out of all samples, only 1027 samples are found to satisfy the functional and performance constraints listed in Table 2.

The estimation functions are generated using LS-SVM technique. The generalization errors are estimated through the hold-out method and the 5-fold cross-validation method. The hyper parameters are computed through the grid search and the GA-based technique. In the grid search technique, the hyper parameters ($\sigma^2, \gamma$) are restricted within the range [0.1, 6.1] and [10, 510]. The grid search algorithm is performed with a step size of 0.6 in $\sigma^2$ and 10 in $\gamma$. These parameters are fixed based on heuristic estimations and repeated trials. The determined hyper parameter values along with the quality measures and the training time are reported in Tables 3 and 4 for the hold-out method and the cross-validation method, respectively. From the results, we observe that the average relative errors for the test samples are low (i.e., the generalization ability of the models is high) when the errors are estimated using the cross-validation method. However, the cross-validation method is much slower compared to the hold-out method.

For GA, the population size is taken to be ten-times the number of the optimization variables. The crossover probability and the mutation probability are taken as 0.8 and
measures are reported in Tables 5 and 6. From the results the error process. The hyper parameter values and the quality 0.05, respectively. These are determined through a trial and error process. The scatter plots of SPICE-simulated and LS-SVM estimated test data of the three models are shown in Figures 8(a), 8(b), and 8(c), respectively. These scatter plots illustrate the correlation between the SPICE simulated and the LS-SVM-estimated test data. The correlation coefficients are very close to unity. Perfect accuracy would result in the data points forming a straight line along the diagonal axis.

7.2. Experiment 2. The objective of this experimentation is to quantitatively compare between our methodology and the EsteMate [21]. The power consumption model is reconstructed using the EsteMate technique. The specification parameter space is sampled randomly. A set of 5000 samples is considered. For each selected sample, an optimal sizing is performed and the resulting power consumption is measured. The sizing is done with a simulated annealing-based optimization procedure and standard analytical equations relating transistor sizes to the specification parameters [36] following the EsteMate procedure. Of these, 3205 samples are accepted and the rest are rejected. The determination of the training set took 10 hours of CPU time. The training is done through an artificial neural network structure with two hidden layers. The number of neurons for the first layer is 9, the number of neurons for the second layer is 6. The hold-out method is used for estimating the generalization ability. A comparison between the two methodologies is reported in Table 8. From the results, we find that the data generation time is much less in our method compared to the EsteMate method. In addition, we find that the accuracy of our method is better than the EsteMate method. In addition, we find that the accuracy of our method is better than the EsteMate method. The experimental observations verify the theoretical arguments given in Section 2.1.

7.3. Experiment 3. The objective of this experimentation is to demonstrate the process of constructing high-level performance model of a complete system and the task of topology sizing.

System Considerations. We choose a complete analog system—interface electronics for MEMS capacitive sensor system as shown in Figure 9(a). In this configuration, a half-bridge consisting of the sense capacitors $C_1, C_2$ is formed and driven by two pulse signals with 180° phase difference. The amplitude of the bridge output $V_o$ is proportional to the

<table>
<thead>
<tr>
<th>Table 2: Transistor sizes and feasibility constraints for OTA.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Parameters</strong></td>
</tr>
<tr>
<td>$W_1 = W_5$</td>
</tr>
<tr>
<td>$W_2 = W_4$</td>
</tr>
<tr>
<td>$W_3 = W_7$</td>
</tr>
<tr>
<td>$W_6 = W_{10}$</td>
</tr>
<tr>
<td>$C_d$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 3: Grid search technique using hold-out method.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Model</strong></td>
</tr>
<tr>
<td>-----------</td>
</tr>
<tr>
<td>$\rho_1$</td>
</tr>
<tr>
<td>$\rho_2$</td>
</tr>
<tr>
<td>$\rho_3$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 4: Grid search technique using 5-fold cross-validation method.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Model</strong></td>
</tr>
<tr>
<td>-----------</td>
</tr>
<tr>
<td>$\rho_1$</td>
</tr>
<tr>
<td>$\rho_2$</td>
</tr>
<tr>
<td>$\rho_3$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 5: GA technique using hold-out method.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Model</strong></td>
</tr>
<tr>
<td>-----------</td>
</tr>
<tr>
<td>$\rho_1$</td>
</tr>
<tr>
<td>$\rho_2$</td>
</tr>
<tr>
<td>$\rho_3$</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 6: GA technique using 5-fold cross-validation.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Model</strong></td>
</tr>
<tr>
<td>-----------</td>
</tr>
<tr>
<td>$\rho_1$</td>
</tr>
<tr>
<td>$\rho_2$</td>
</tr>
<tr>
<td>$\rho_3$</td>
</tr>
</tbody>
</table>

0.05, respectively. These are determined through a trial and error process. The hyper parameter values and the quality measures are reported in Tables 5 and 6. From the results the above observations are also noted.
capacitance change $\Delta C$ and is amplified by a voltage amplifier. The final output voltage $V_{\text{out}}$ is given by

$$V_{\text{out}} = V_0 \frac{2\Delta C}{2C_0 + C_p} A_v,$$ (22)

where $C_0$ is the nominal capacitance value, $C_p$ is the parasitic capacitance value at the sensor node, $V_0$ is the amplitude of the applied ac signal, and $A_v$ is the gain of the system, depending upon the desired output voltage sensitivity. The topology employs a chopper modulation technique for low $1/f$ noise purpose.

The desired functional specifications to be satisfied are (i) output voltage sensitivity (i.e., the total gain, since the input sensitivity is known) and (ii) cutoff frequency of the filter. The performance parameters to be optimized are (i) input-referred thermal noise, (ii) total power consumption,
Table 8: Comparison between our methodology and EsteMate.

<table>
<thead>
<tr>
<th>Method</th>
<th>Number of samples</th>
<th>ARE (%)</th>
<th>Generation time</th>
<th>Train time</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Training</td>
<td>Test</td>
<td>Training</td>
<td>Test</td>
</tr>
<tr>
<td>Ours</td>
<td>821</td>
<td>206</td>
<td>2.12</td>
<td>3.82</td>
</tr>
<tr>
<td>EsteMate [21]</td>
<td>2564</td>
<td>641</td>
<td>2.88</td>
<td>6.53</td>
</tr>
</tbody>
</table>

Table 9: Functional specs and design constraints.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Desired specs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sensing capacitance</td>
<td>100 fF</td>
</tr>
<tr>
<td>Capacitance sensitivity</td>
<td>0.4 fF</td>
</tr>
<tr>
<td>Linear range</td>
<td>±6 mA</td>
</tr>
<tr>
<td>Modulation range</td>
<td>500 mV</td>
</tr>
<tr>
<td>Modulation sensitivity</td>
<td>≥1 mV/g</td>
</tr>
<tr>
<td>Output sensitivity</td>
<td>≥100 mV/g</td>
</tr>
<tr>
<td>Cutoff frequency</td>
<td>≤40 KHz</td>
</tr>
</tbody>
</table>

Table 10: Transistor sizes and feasibility constraints for preamplifier.

<table>
<thead>
<tr>
<th>Transistor sizes</th>
<th>Geometry constraints</th>
<th>Parameters</th>
<th>Functional constraints</th>
<th>Performance constraints</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Gm1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>W1 = W2 (280 nm, 400 μm)</td>
<td>(280 nm, 200 μm)</td>
<td>(1 μA, 40 μA)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>W3 = W4 = W6 = W7 (1 μm, 20 μm)</td>
<td>(1 μm, 20 μm)</td>
<td>(1 μA, 10 μA)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>W8 = W9 (280 nm, 10 μm)</td>
<td>(280 nm, 10 μm)</td>
<td></td>
<td>Input linearity ≥15 mV</td>
<td></td>
</tr>
<tr>
<td>Isat (1 μA, 40 μA)</td>
<td>(1 μA, 10 μA)</td>
<td></td>
<td>Swing ≥750 mV</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Parameters</td>
<td></td>
<td>Bandwidth ≥2 MHz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Phase margin (45°, 60°)</td>
</tr>
</tbody>
</table>

Identification of the Component Blocks and the Corresponding Performance Models. The synthesizable component blocks are the preamplifier (PA), inverter (IN) of the phase demodulator, low-pass filter (LF), and the output amplifier (OA). These are constructed using OTAs and capacitors. Figure 9(b) shows the implementations of the amplifier and the filter blocks using OTAs and capacitors [38, 39].

High-level performance models for the synthesizable component blocks corresponding to the performance parameters—(i) input referred thermal noise, (ii) power consumption, and (iii) sensor node parasitics—are constructed. The specification parameters which have dominant influence on the first two performances as well as on the functional specification, that is, the output voltage sensitivity and the cutoff frequency are the transconductance values of all the OTAs involved. On the other hand, for the last performance parameter, that is, sensor node parasitics, transconductance value of the first OTA of the preamplifier block is the single design parameter. Thus the Gm values of the OTAs are considered as high-level design parameters. In summary, we construct three performance models, input referred thermal noise, power consumption, and sensor node parasitics as functions of the Gm values of the OTAs.

Construction of Performance Models for the PA Block. The geometry constraints and the feasibility constraints for the PA block of the topology are tabulated in Table 10. Similar types of constraints are considered for the other component blocks also. The input-output parameters of the models to be constructed are extracted through techniques discussed earlier. The sensor node parasitic capacitance is measured utilizing the half-bridge circuit shown in Figure 9(a), with only one amplifier block. Considering ΔC = 5 fF; C0 = 65 fF, a square wave signal with amplitude V0 = 500 mV is applied and transient analysis is performed. Measuring the signal at the node Vx, Cp is calculated using (22).

Table 11 shows the hyper parameter values, percentage average relative error, and correlation coefficient of the constructed performance models for the preamplifier, with respect to SPICE-simulated value.

Reusability of Models and Construction of High-Level Model for the Complete System. The performance models corresponding to the noise and the power consumption for the PA block are reused for the other component blocks. This is because all the component blocks have topological similarities and each of them is constructed from OTA circuits, as demonstrated in Figure 9(b). The issue of reusability of individual high-level models in a complete system is thus applied here.

The high-level models of the PA, IN, LF and OA blocks are combined analytically to construct the model of the complete system. The input referred noise and power...
(a) Voltage sensing configuration of the interface electronics for MEMS capacitive sensor

(b) OTA-C realizations of amplifier and filter

Figure 9: Considered system for experiment 3.
consumption of the total system is given by
\[
V_{nT}^2 = V_{n1}^2(Gm_1, Gm_2) + \frac{V_{n3}^2(Gm_3, Gm_4)}{A_1^2} + \frac{V_{n5}^2(Gm_5, Gm_6)}{A_1^2} + \frac{V_{n7}^2(Gm_7, Gm_8)}{A_1^2},
\]
(23)
where
\[
P_T = P_1(Gm_1, Gm_2) + P_2(Gm_1, Gm_2) + P_3(Gm_1, Gm_2) + P_4(Gm_1, Gm_2).
\]
(24)

A1 is the gain of the preamplifier. \(V_{n1}(Gm_1, Gm_2)\) is the thermal noise model for the PA block, \(V_{n2}(Gm_3, Gm_4)\) is that for the IN block of the phase demodulator, and so on. It is to be noted that \(V_{n2}(Gm_5, Gm_6)\) need not be constructed again. It is same as \(V_{n1}(Gm_1, Gm_2)\). This is true for \(V_{n3}(Gm_7, Gm_8)\) and \(V_{n4}(Gm_1, Gm_2)\). This reusability principle is applied for the power consumption model of all the blocks. The sensor node parasitics \(P_n = P_n(Gm_1)\) is the same as the input parasitics of the preamplifier. It is to be noted that while constructing the high-level performance model of a complete system, the interactions between the transistors are taken care of while constructing the component-level performance model utilizing SPICE simulation data and the coupling between the blocks are considered through analytical equations.

**Optimization Problem Formulation and Results.** With these, the optimization problem for the topology sizing task is formulated as follows:

Minimize \(\omega_1 V_{nT} + \omega_2 P_T + \omega_3 P_n\)

such that
\[
\begin{align*}
(V_{\text{out}})_{\text{target}} - V_{\text{in}} & \leq \epsilon_1 \\
f_c - \frac{Gm_6}{2\pi C_l} & \leq \epsilon_2 \\
Gm_{i_{\text{min}}} & \leq Gm_i \leq Gm_{i_{\text{max}}} \\
C_{L_{\text{min}}} & \leq C_L \leq C_{L_{\text{max}}},
\end{align*}
\]
(25)

where \(\omega_i\) are the associated weights.

The target output voltage sensitivity of the system (i.e., the total gain of the system) is taken as 145 mV/g and the cutoff frequency is taken as 35 KHz. The synthesis procedure took 181 seconds on a PIV, 3.00 GHz processor PC with 512 MB RAM. The crossover and the mutation probability are taken as 0.85 and 0.05, respectively. These are determined through a trial and error process. Table 12 lists the synthesized values of the topology parameters, as obtained from the synthesis procedure.

**Validation.** To validate the synthesis procedure, we simulate the entire system at the circuit-level using SPICE. Exact values of \(Gm\) are not achievable often. In such cases, the nearest neighbouring values are realized. An approximate idea about the transistor sizes required to implement the synthesized \(Gm\) values are made from the large set of data gathered during the estimator construction. A comparison between the predicted performances and simulated values is presented in Table 13. We observe that the relative error between predicted performances and simulated performances in each case is acceptable. However, for the output sensitivity and the cutoff frequency, the error is high. This is because the circuit-level nonideal effects have not been considered in the topology sizing process while formulating the final cost function and constraint functions. Following conventional procedure, this has been done purposefully in order to make the functions simple and the process converge smoothly [1, 27]. The acceptability and feasibility of the results are ensured to a large extent, since the utilized model is based on SPICE simulation results. The robustness of the results, however, could be verified by process corner analysis [27].

**8. Conclusion**

This paper presents a methodology for generation of high-level performance models for analog component blocks using nonparametric regression technique. The transistor sizes of the circuit-level implementations of the component blocks along with a set of geometry constraints applied over them define the sample space. Performance data are generated by simulating each sampled circuit configuration through SPICE. Least squares support vector machine (LS-SVM) is used as a regression function. The generalization ability of the constructed models has been estimated through a hold-out method and a 5-fold cross-validation method. Optimal values of the model hyper parameters are determined through a grid search-based technique and a GA-based technique. The high-level models of the individual component blocks are combined analytically to construct the high-level model of a complete system. The entire methodology has been implemented under MATLAB environment.

---

**Table 12: Synthesized topology parameters.**

<table>
<thead>
<tr>
<th>Topology parameters</th>
<th>Synthesized value</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Gm_1)</td>
<td>216.30 (\mu)s</td>
</tr>
<tr>
<td>(Gm_2)</td>
<td>14.67 (\mu)s</td>
</tr>
<tr>
<td>(Gm_3)</td>
<td>17.97 (\mu)s</td>
</tr>
<tr>
<td>(Gm_4)</td>
<td>16.80 (\mu)s</td>
</tr>
<tr>
<td>(Gm_5)</td>
<td>15.92 (\mu)s</td>
</tr>
<tr>
<td>(Gm_6)</td>
<td>13.96 (\mu)s</td>
</tr>
<tr>
<td>(Gm_7)</td>
<td>131.73 (\mu)s</td>
</tr>
<tr>
<td>(Gm_8)</td>
<td>16.15 (\mu)s</td>
</tr>
<tr>
<td>(C_L)</td>
<td>63 pF</td>
</tr>
</tbody>
</table>

**Table 13: Comparison of predicted performances and SPICE value.**

<table>
<thead>
<tr>
<th>Performances</th>
<th>Pred</th>
<th>SPICE</th>
<th>Error %</th>
</tr>
</thead>
<tbody>
<tr>
<td>Noise (nV/√Hz)</td>
<td>19.65</td>
<td>20.32</td>
<td>3.40</td>
</tr>
<tr>
<td>Power ((\mu)W)</td>
<td>572.78</td>
<td>592</td>
<td>3.36</td>
</tr>
<tr>
<td>Parasitics (IF)</td>
<td>92.05</td>
<td>94.12</td>
<td>2.24</td>
</tr>
<tr>
<td>Sensitivity</td>
<td>145.16</td>
<td>138</td>
<td>4.93</td>
</tr>
<tr>
<td>Cutoff (KHz)</td>
<td>35.28</td>
<td>38</td>
<td>7.70</td>
</tr>
</tbody>
</table>
The methodology has been demonstrated with a set of experiments. The advantages of the present methodology are that the constructed models are accurate with respect to real circuit-level simulation results, fast to evaluate and have a good generalization ability. In addition, the model construction time is low and the construction process does not require any detailed knowledge of circuit design. The constructed performance models have been used to implement a GA-based topology sizing process. The process has been demonstrated by considering the interface electronics for an MEMS capacitive accelerometer sensor as an example. It may be noted that multiobjective optimization algorithms [40] can also be used in the proposed approach for solving (25).

Acknowledgment

The first author likes to thank the Department of Science and Technology, Government of India for partial financial support of the present paper through Fast Track Young Scientist Scheme, no. SR/FTP/ETA-063/2009.

References


Submit your manuscripts at http://www.hindawi.com