This paper presents novel floating gate MOSFET (FGMOS) based differential voltage squarer using FGMOS characteristics in saturation region. The proposed squarer is constructed by a simple FGMOS based squarer and linear differential voltage attenuator. The squarer part of the proposed circuit uses one of the inputs of two-input FGMOS transistor for threshold voltage cancellation so as to implement a perfect squarer function, and the differential voltage attenuator part acts as input stage so as to generate the differential signals. The proposed circuit provides a current output proportional to the square of the difference of two input voltages. The second order effect caused by parasitic capacitance and mobility degradation is discussed. The circuit has advantages such as low supply voltage, low power consumption, and low transistor count. Performance of the circuit is verified at ±0.75 V in TSMC 0.18 μm CMOS, BSIM3, and Level 49 technology by using Cadence Spectre simulator.
1. Introduction
Technology scaling and growing demand of portable electronic equipments have motivated the researchers towards the design of low voltage and low power analog signal processing circuits. Low supply voltage increases the battery lifetime and hence reduces the power consumption of the portable equipment. Various low-voltage lowpower design techniques reported in literatures include subthreshold MOSFETs, level shifters, self-cascode, bulk-driven, and FGMOS techniques [1–10]. Among these, FGMOS concept has gained prime importance due to its ability to reduce or remove the threshold voltage requirement of the circuit. Scaling of transistor dimensions has motivated the designers towards the design of low voltage nonlinear CMOS circuits. Voltage squarer is one of the most versatile nonlinear blocks that find application in several fields like neural and image signal processing [11–18]. It can be used to implement various nonlinear circuits such as multipliers, balanced modulators, and phase comparators. Analog hardware implementation of these blocks offers advantage of reduced silicon area and low power consumption. CMOS squarer circuit based on cross-coupled differential pair has been proposed in [11] but the circuit is complex and has large supply voltage requirement. Squarer with low supply voltage and high rejection of common-mode variations has been proposed in [12] and [13], respectively, but again these circuits require large number of transistors. Recently, the squarer topology using NMOS transistor has been proposed in [16] but it requires positive and negative bias voltage generator for threshold voltage cancellation and can process only single ended input signal. This paper presents very simple and new FGMOS based differential squarer which is the combination of the FGMOS based squarer proposed in [17] and differential voltage attenuator proposed in [18]. The proposed squarer can process differential signals and has low supply voltage, low power consumption, and low circuit complexity.
The operation of FGMOS transistor is described in Section 2. FGMOS based differential squarer is proposed and analyzed in Section 3. In Section 4, the simulation results are given to verify theoretical results and to demonstrate the effectiveness of the proposed circuit. Finally, the conclusions are drawn in the last section.
2. FGMOS Transistor
FGMOS is a multiple-input floating gate transistor whose threshold voltage can be controlled and tuned by the values of capacitors and bias voltage applied. The symbol of n-input FGMOS transistor and its equivalent circuit are shown in Figures 1(a) and 1(b), respectively. The voltage on floating gate (FG) VFG is given by [10]
(1)VFG=∑i=1NCiCTVi+CGSCTVS+CGDCTVD+QFGCT,
where Ci is the set of capacitors associated with effective inputs and the floating gate.
(a) Symbol of FMGOS; (b) FGMOS equivalent circuit.
CT=C1+C2+CFGS+CFGD+CFGB is the total floating gate capacitance. CFGD, CFGS, and CFGB are the overlap capacitances of floating gate with drain, source, and bulk, respectively, VD is the drain voltage, VS is the source voltage, VB is the bulk voltage, and QFG is the residual charge trapped in the oxide-silicon interface during fabrication process. The trapped residual charges give rise to the problem of offset in threshold voltage of the device. The removal of the residual charge can be done by using the method suggested in [19, 20], in which the first polysilicon layer is connected to the metal-k (where k represents number of metals available in the technology). By this contact, the floating gate is not connected to any part of the circuit so it will not affect the operation of FGMOS transistor. Therefore, neglecting the residual charge (1) can be modified as
(2)VFGS=∑i=1NCiCTViS+CFGDCTVDS+CFGBCTVBS.
The drain current (ID) of the FGMOS transistor operating in saturation region is given by [10]
(3)ID=μ0Cox2WL(VFGS-VT)2
Assuming Ci≫CFGD,CFGB [10, 21], the drain current of FGMOS transistor in saturation region can be expressed as
(4)ID=β2(∑i=1NkiViS-VT)2,
where ki=Ci/CT, β is the transconductance, and VT stands for the threshold voltage. In (4), it can be seen that by choosing proper values of multiple input voltages along with capacitance ratio the threshold voltage term can be cancelled so as to get the perfect squarer equation. The proposed circuit utilizes this property of FGMOS transistor to implement the squarer function.
3. Proposed FGMOS Based Differential Squarer
The proposed differential squarer is shown in Figure 2. It is constructed by FGMOS based squarer (M1, M2) and linear voltage attenuator (M3, M4). The squarer function is obtained by taking the advantage of FGMOS square law characteristics in saturation region. VB and Vin are bias and signal voltages applied at the two inputs of FGMOS transistor M1 and M2. If the input voltage Vin is positive, M2 is off while M1 operates in saturation region and if the input voltage Vin is negative, M1 is off while M2 operates in saturation region.
Proposed differential squarer.
The output current of the squarer (neglecting the parasitic capacitances, channel-length modulation, mobility degradation, and the body effect) is given by
(5)Iout=β12(k1VinS1+k2VBS1-VT1)2,ifVin>0(6)Iout=β22(k1VBS2+k2VinS2-VT2)2,ifVin<0.
If β1=β2=β, VT1=VT2=VT, k1=k2=k, and kVB=VT, then the output current of the squarer can be approximated as
(7)Iout=β2(kVin)2.
The input voltage Vin of the squarer is generated by voltage attenuator formed by FGMOS transistor M3 and M4. The output voltage of the attenuator is given by [18]
(8)Vin=α(V1-V2)+kVSS-kBVCk+kB,
where k=C/(C+CB), kB=CB/(C+CB) are the capacitive coupling ratio and α=k/(k+kB) is the attenuation factor which can be adjusted by choosing proper values of k and kB. From (8), it can be seen that the offset voltage term (kVSS-kBVC)/(k+kB) can be cancelled by choosing proper value of bias voltage VB. For zero output offset, the bias voltage VC must be equal to
(9)VC=kkBVSS.
Assuming zero-output offset for the voltage attenuator and combining (7) and (8), the output current of the squarer is modified as
(10)Iout=β2{kα(V1-V2)}2.
If kα=keq, then (10) can be written as
(11)Iout=β2{keq(V1-V2)}2.
From the above equation, it can be seen that the proposed squarer gives the output current proportional to the difference of input voltages V1 and V2 and The voltage range of input signals can be determined by the factor keq.
3.1. Second Order Effects
The operation of squarer has been analyzed by neglecting the deviations from ideal square-law characteristics due to parasitic capacitance and mobility degradation. These nonideal effects are the basic source of discrepancy between the ideal and simulated output currents of the proposed squarer.
3.1.1. Parasitic Capacitance
Parasitic capacitances have a minor effect on the squarer operation. The modified current equation after considering the parasitics is given by
(12)Iout=β2(keq(V1-V2)+CGDCTVDS+CGBCTVBS)2.
The ratios CGD/CT and CGB/CT can be neglected if the transistors are operating in saturation mode [21]. Therefore, the parasitic capacitances do not contribute significantly to the squarer operation and have only a small effect on the input range.
3.1.2. Mobility Degradation
Considering the mobility degradation effect, the I-V characteristic of NMOS transistor can be modelled by
(13)ID=(β/2)(VGS-VT)21+θ(VGS-VT),
where θ is mobility degradation parameter which has a value of about 0.1~0.001 V−1. According to the above equation, the output current of the squarer can be modified as
(14)Iout=β2{keq(V1-V2)}2[{keq(V1-V2)}21-θ{keq(V1-V2)}=β2{keq(V1-V2)}2+θ2{keq(V1-V2)}2](15)Iout=β2{keq(V1-V2)}2+ε,
where the output current error of the squarer can be given by
(16)ε=-β2θ{keq(V1-V2)}3[1-θ{keq(V1-V2)}].
From the above equation, it can be seen that total harmonic distortion due to mobility degradation will be negligible because of small value of mobility degradation parameter.
4. Simulation Results
The designed circuits are simulated using Cadence Spectre simulator in TSMC 0.18 μm CMOS technology using ±0.75 V power supply. The aspects ratios of the transistors of the proposed circuits are given in Table 1. Since the floating gate (FG) of FGMOS does not have any connection to ground, the simulator cannot understand the floating gate and reports dc convergence problem during simulation. To avoid dc convergence error during simulation model suggested in [10] has been used in this work. This model is based on connecting large value resistors in parallel with the input capacitors as shown in Figure 3. In this model, the relation between resistances and capacitances can be given as follows: Ri=1/kCi=1000GΩ.
Aspect ratios of the transistor of the proposed circuit.
Transistor
W (µm)
L (µm)
M1-M2
4.4
0.18
M3-M4
0.54
0.18
Simulation model of FGMOS.
The DC response of the attenuator and squarer against V1 with V2 varying from −0.75 V to 0.75 V is shown in Figures 4(a) and 4(b), respectively. It can be seen from the curves that the output voltage of attenuator varies from −320 mV to 320 mV and the maximum value of the output current of the squarer is approximately 12 μA. The proposed squarer operates at low supply voltage with total power consumption of 15 μW only. The transient response of the squarer is shown in Figure 5. Figure 5(a) shows that V1 and V2 are the two input sinusoidal signals with amplitude 0.75 V and 0.25 V peak-to-peak, respectively, and frequency 5 kHz and the output current is shown in Figure 5(b). The frequency response of the proposed squarer with V1=1 mV is shown in Figure 6. It can be seen from the figure that the proposed squarer exhibits the bandwidth of 199.426 MHz. The performance parameters of the proposed circuit and various conventional circuits are compared in Table 2. It can be seen that the proposed configuration has the lowest transistor count, operates at low supply voltage, and also has low DC power consumption.
Comparison of various conventional and proposed squarers.
Parameters
[12]
[13]
Proposed
Technology (μm)
1.2
0.5
0.18
Supply voltage (V)
1.5
±2.5
±0.75
Number of transistors
11 MOS
6 MOS
4 FGMOS
Power dissipated (μW)
NA
NA
15
Input signal range (VPP)
0.26
1.5
0.75
Attenuation factor (α)
NA
NA
1/4
FGMOS capacitances (fF)
NA
NA
CB=432, C=144
C1=C2=100
Bias voltages (V)
NA
NA
VC=-0.25
VB=0.75
(a) DC response of the attenuator; (b) DC response of the proposed squarer.
(a) Waveform of input signals V1 and V2; (b) transient response.
Frequency response of the proposed squarer.
5. Conclusions
In this paper, novel differential voltage squarer based on simple FGMOS squarer and voltage attenuator has been proposed. The proposed circuit operates at ±0.75 V with maximum power consumption of 15 μW and bandwidth of 199.426 MHz. The circuit can process differential signal and hence it can be useful in various low voltage lowpower analog signal processing/generating applications.
Conflict of Interests
The authors declare that there is no conflict of interests regarding the publication of this paper.
RajputS. S.JamuarS. S.Low voltage analog circuit design techniques20022124422-s2.0-034626122610.1109/MCAS.2002.999703HagaY.Zare-HoseiniH.BerkoviL.KaleI.Design of a 0.8 volt fully differential CMOS OTA using the bulk-driven technique1Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '05)May 20052202232-s2.0-3454733796010.1109/ISCAS.2005.1464564AggarwalB.GuptaM.GuptaA. K.Analysis of low voltage bulk-driven self-biased high swing cascode current mirror201344322523510.1016/j.mejo.2012.12.006BergY.LandeT. S.NaessS.Low-voltage floating-gate current mirrorsProceedings of the 10th Annual IEEE International ASIC Conference and ExhibitSeptember 199721242-s2.0-003064938810.1109/ASIC.1997.616971LandeT. S.WislandD. T.SaetherT.BergY.FLOGIC—floating-gate logic for low-power operationProceedings of the 3rd IEEE International Conference on Electronics, Circuits, and Systems (ICECS '96)October 1996104110442-s2.0-0030374301PandeyR.GuptaM.A novel voltage-controlled grounded resistor using FGMOS techniqueProceedings of the International Multimedia, Signal Processing and Communication TechnologiesMarch 200916192-s2.0-7045002808310.1109/MSPCT.2009.5164163GuptaM.PandeyR.FGMOS based voltage-controlled resistor and its applications201041125322-s2.0-7514911315010.1016/j.mejo.2009.12.001GuptaM.PandeyR.Low-voltage FGMOS based analog building blocks20114269039122-s2.0-7995635749010.1016/j.mejo.2011.03.013PandeyR.GuptaM.FGMOS based tunable grounded resistor20106534374432-s2.0-7865089511410.1007/s10470-010-9500-xRodriguez-VillegasE.200620London, UKThe Institution of Engineering and TechnologyIET Circuits, Devices & Systems SeriesSeevinckE.WassenaarR. F.A versatile CMOS linear transconductor /square-law function19862233663772-s2.0-0022737957GiustolisiG.PalmisanoG.PalumboG.1.5 V power supply CMOS voltage squarer19973313113411362-s2.0-0031168593Lopez-MartinA. J.Ramirez-AnguloJ.ChinthamR.CarvajalR. G.Class AB CMOS analogue squarer circuit20074320105910602-s2.0-3474891572010.1049/el:20071969VlassisS.SiskosS.Analogue squarer and multiplier based on floating-gate MOS transistors19983498258262-s2.0-003204801210.1049/el:19980639LiuS.-I.HwangY.-S.CMOS squarer and four-quadrant multiplier199542211912210.1109/81.372853MinaeiS.YuceE.New squarer circuits and a current-mode full-wave rectifier topology suitable for integration20101946576612-s2.0-78650334793SrivastavaR.GuptaM.SinghU.FGMOS transistor based low voltage and low power fully programmable gaussian function generator201478124525210.1007/s10470-013-0207-7VlassisS.SiskosS.Differential-voltage attenuator based on floating-gate MOS transistors and its applications20014811137213782-s2.0-003550811310.1109/81.964433Rodriguez-VillegasE.BarnesH.Solution to trapped charge in FGMOS transistors20033919141614172-s2.0-014197374910.1049/el:20030900Rodriguez-VillegasE.JimenezM.CarvajalR. G.On dealing with the charge trapped in Floating-Gate MOS (FGMOS) transistors20075421561602-s2.0-3394766191410.1109/TCSII.2006.886226NavarroI.López-MartínA. J.De La CruzC. A.CarlosenaA.A compact four-quadrant Floating-Gate MOS multiplier2004412-31591662-s2.0-454430439310.1023/B:ALOG.0000041633.20444.cf