Research Article

Large-Signal DG-MOSFET Modelling for RFID Rectification

R. Rodríguez,1 B. González,1 J. García,1 A. Lázaro,2 B. Iñiguez,2 and A. Hernández1

1Institutefor Applied Microelectronics, Universidad de Las Palmas de Gran Canaria, Edificio de Electrónica y Telecomunicación, Campus Universitario de Tafira, 35017 Las Palmas, Spain
2Departament d’Enginyeria Electrònica, Elèctrica i Automàtica, Universitat Rovira i Virgili, Escola Tècnica Superior d’Enginyeria, Av. Dels Països Catalans 26, 43007 Tarragona, Spain

Correspondence should be addressed to B. González; benito@iuma.ulpgc.es

Received 6 September 2016; Accepted 4 October 2016

Academic Editor: Luis L. Bonilla

Copyright © 2016 R. Rodríguez et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This paper analyses the undoped DG-MOSFETs capability for the operation of rectifiers for RFID and Wireless Power Transmission (WPT) at microwave frequencies. For this purpose, a large-signal compact model has been developed and implemented in Verilog-A. The model has been numerically validated with a device simulator (Sentaurus). It is found that the number of stages to achieve the optimal rectifier performance is inferior to that required with conventional MOSFETs. In addition, the DC output voltage could be incremented with the use of appropriate mid-gap metals for the gate, as TiN. Minor impact of short channel effects (SCEs) on rectification is also pointed out.

1. Introduction

Nowadays, SOI technology offers wafers with thin and uniformly distributed oxide layers, exhibiting excellent electrical insulation and very high quality silicon/oxide interfaces. These properties encourage the design of different multiple-gate devices [1–4] and development of compact models to account for their performance [5–7]. However, there is a lack of papers on applications with this type of transistors. The aim of this work, based on electrical simulations, is to demonstrate the feasibility of using Double Gate MOSFETs (DG-MOSFETs) in rectifier circuits for RFID and Wireless Power Transmission (WPT) applications [8, 9] at microwave frequencies. The application of this technology for rectifier circuits has not yet been reported elsewhere, as far as we know.

The topology of the rectifier under consideration is shown in Figure 1, where two n-channel transistors, acting as charge pump, are connected [10]. The rectifier converts RF input to DC output power, as Figure 2 indicates. Gate and drain interconnections force transistors to operate in saturation or cut-off regimes. Thus, when the RF input signal, \( V_{RF} \), is in its negative half cycle, with \( |V_{RF}| > V_{th} > 0 \) and \( V_{th} \) being the threshold voltage, the drain current of transistor DG-M1, \( I_{ds1} \), flows from ground to the coupling capacitor, with \( C_c = 1 \ pF \), and transistor DG-M2 remains off. Conversely, in the positive half cycle, with \( V_{RF} > V_{th} \), DG-M2 turns on, flowing its current, \( I_{ds2} \), from the input terminal to the smoothing capacitor, with \( C_s = 1 \ pF \), with DG-M1 remaining off. In another case, both currents, \( I_{ds1} \) and \( I_{ds2} \), are null. This process is repeated until the steady state is reached, when a DC output voltage is generated [10].

When DG-M2 switches off, \( C_s \) can be discharged through load resistance, causing output ripples. In our study, we will assume a 10 kΩ output load to compare our results with those reported in [11].

The structure of this paper is as follows. In Section 2, the compact model implemented in the large-signal equivalent circuit is presented, including intrinsic capacitance for DG-MOSFETs. Section 3 is devoted to analyse the rectifier performance, which is validated through numerical simulations with Sentaurus [12]. Technological and design aspects, as the use of different gate metal and number of stages, are also analysed in this section. Finally, some conclusions are exposed in Section 4.
2. Large-Signal Equivalent Circuit

The large-signal equivalent circuit proposed for the undoped DG-MOSFETs, with pads, is shown in Figure 3 [13]. It is composed by the intrinsic current, $I_{ds}$, and capacitance from gate-to-source, $C_{gs}$, gate-to-drain, $C_{gd}$, and drain-to-source, $C_{ds}$, and extrinsic source and drain resistances, $R_s = R_d = 0.32 \, \Omega$, and the extrinsic inductances, $L_s = L_d = 10^{-13} \, \text{H}$.

The intrinsic current, based on the charge control model in [6], is given by

$$I_{ds} = \frac{W \mu}{L} \left[ 2\beta (Q_s - Q_d) + \frac{Q_s^2 - Q_o^2}{4C_{ox}} + 8\beta^2 C_{Si} \ln \left( \frac{Q_d + 2Q_o}{Q_s + 2Q_o} \right) \right],$$

with the inversion charge, $Q$, being evaluated as

$$Q = 2C_{ox} \left\{ -\frac{2C_{ox} \beta^2}{Q_o} + \sqrt{\left( \frac{2C_{ox} \beta^2}{Q_o} \right)^2 + 4\beta^2 \ln^2 \left[ 1 + \exp \left( \frac{V_{gs} - V_{th} + \Delta V_{th} - V}{2\beta} \right) \right]} \right\},$$

where $\beta$ is the thermal voltage, $Q_o = 4\beta C_{Si}$ ($C_{Si} = \varepsilon_{Si}/t_{Si}$), $C_{ox} = \varepsilon_{SiO_2} / t_{ox}$, $Q_s = Q (V = 0)$, and $Q_d = Q (V = V_{ds})$, with $V_{th}$ and $\Delta V_{th}$ (to assure the correct behaviour of $Q$ above threshold) as in [5].

For DG-M1 and DG-M2, a constant mobility, $\mu = 300 \, \text{cmV}^{-1} \, \text{s}^{-1}$, is assumed, and the gate length, $L$, and gate width, $W$, are set to 0.18 $\mu\text{m}$ and 3.6 $\mu\text{m}$, respectively, with a gate oxide thickness of $t_{ox} = 2 \, \text{nm}$, $n^+$ polysilicon gate, and $t_{Si} = 20 \, \text{nm}$ for the thickness of the nonintentionally doped silicon layer.

Setting the gate-to-drain bias voltage, $V_{gd}$, the gate-to-source capacitance can be obtained as

$$C_{gs} = \left. \frac{dQ_{Tot}}{dV_{gs}} \right|_{V_{gd}}$$

where $Q_{Tot}$ is the total channel charge in [6] and

$$\frac{dQ_{Tot}}{dQ_s} = \frac{W^2 \mu}{I_{ds}} \left( \frac{Q_s^2}{2C_{ox}} + \frac{\beta Q_s}{2Q_o} \right) + \frac{\beta Q_s^2}{Q_s + 2Q_o},$$

$$\frac{dI_{ds}}{dQ_s} = \frac{W \mu}{L} \left( 2\beta + \frac{Q_s}{2C_{ox}} - \frac{8\beta^2 C_{Si}}{Q_s + 2Q_o} \right),$$

$$\frac{dQ_s}{dV_{gs}} = \frac{1}{4C_{ox} + \beta \left( 1/Q_s + 1/(Q_s + 2Q_o) \right)}.$$
Substituting (4)–(6) in (3), with \(dQ_{\text{Tot}}/dI_{ds} = -Q_{\text{Tot}}/I_{ds}\), \(C_{gs}\), finally results in

\[
C_{gs} = \frac{(W^2 \mu I_{ds}) \left[ \left( \frac{Q_s^2}{2C_{ox}} + \beta Q_s + \beta Q_d^2/(Q_s + 2Q_o) \right) - Q_{\text{Tot}}/WL \cdot \left( 2\beta + Q_o/2C_{ox} - 8\beta^2 C_{Si}/(Q_s + 2Q_o) \right) \right]}{1/2C_{ox} + \beta (1/Q_s + 1/(Q_s + 2Q_o))}. \tag{7}
\]

In a similar way, the drain-to-source capacitance can be written as

\[
C_{ds} = -\frac{dQ_D}{dV_{ds} V_{gs}} = \frac{dQ_D}{dV_{ds} V_{gs}} \cdot \frac{dQ_s}{dV_{ds} V_{gs}}, \tag{8}
\]

and

\[
C_{ds} = \frac{2W\mu Q_D/LI_{ds} \cdot (2\beta + Q_d/2C_{ox} - 8\beta^2 C_{Si}/(Q_s + 2Q_o)) - dQ_D/dQ_s}{1/2C_{ox} + \beta (1/Q_s + 1/(Q_s + 2Q_o))}, \tag{9}
\]

with

\[
dQ_D = \frac{(Q_d - Q_s^2)/\beta C_{ox} + 6(Q_d^2 - Q_s^2) - 12Q_o(Q_d - Q_s) + 24Q_o^2 \ln ((2Q_o + Q_d)/(2Q_o + Q_s))}{12C_{ox}L^2(2Q_o + Q_s)/\beta W^3 \mu^2 \left[ 4\beta C_{ox}(Q_o + Q_s) + 2Q_o Q_s^2 \right]}. \tag{10}
\]

Finally, \(C_{gd}\) can be obtained by replacing \(Q_s\) by \(Q_d\) in (7), taking into account the DG-MOSFET symmetry. Therefore, \(C_{gd}\) is given by

\[
C_{gd} = \frac{(W^2 \mu I_{ds}) \left[ \left( \frac{Q_s^2}{2C_{ox}} + \beta Q_s + \beta Q_d^2/(Q_s + 2Q_o) \right) - Q_{\text{Tot}}/WL \cdot \left( 2\beta + Q_d/2C_{ox} - 8\beta^2 C_{Si}/(Q_d + 2Q_o) \right) \right]}{1/2C_{ox} + \beta (1/Q_d + 1/(Q_d + 2Q_o))}. \tag{11}
\]

Note that all the capacitance and the drain current can be explicitly expressed in terms of the charge density in source and drain, \(Q_s\) and \(Q_d\).

### 3. Rectifier Performance

We implement the large-signal equivalent circuit for the DG-MOSFET in Keysight Advanced Design System (ADS), using Verilog-A, which is the industry standard modelling language for analogic circuits [14].

In the rectifier under consideration (see Figure 1), gate and drain terminals in both DG-MOSFETs are short-circuited. Thus, \(C_{gd}\) can be ignored, and \(C_{gs}\) and \(C_{ds}\) depend only on the drain-to-source voltage, \(V_{ds}\). Additionally, as Figure 4 shows, to avoid divergence problems by asymptotical response for \(V_{ds}\) close to zero, \(C_{gs}\) modelled capacitance and \(C_{ds}\) modelled capacitance (represented with symbols) are approximated by sigmoidal functions (represented with lines) as

\[
C_{gd} \big|_{V_{ds}=0} \approx \frac{A_{0\xi}}{1 + e^{(A_{1\xi}+A_{2\xi}V_{ds})}} + A_{3\xi}, \quad \text{with } \xi \equiv g, d, \tag{12}
\]

with \(A_{0\xi}, A_{1\xi}, A_{2\xi}, \) and \(A_{3\xi}\) being fitting parameters, summarised in Table I.

The electrical simulations for the rectifier in ADS are validated through numerical simulations with Sentaurus, accounting for the extrinsic elements of the transistors. Thus, Figures 5(a) and 5(b) show the dynamic drain current for DG-M1 and DG-M2, respectively, with RF input signal of 1V amplitude at 1GHz, after 10ns (i.e., at steady values). It
Table 1: Fitting parameters for $C_{gs}$ and $C_{ds}$.

<table>
<thead>
<tr>
<th>$A_{0g}$, $A_{0d}$ $(\times 10^{-14} \text{ Fcm}^{-2})$</th>
<th>$A_{1g}$, $A_{1d}$ $(\text{V}^{-1})$</th>
<th>$A_{2g}$, $A_{2d}$ $(\times 10^{-14} \text{ Fcm}^{-2})$</th>
<th>$A_{3g}$, $A_{3d}$ $(\times 10^{-14} \text{ Fcm}^{-2})$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$-1.3, 3.3$</td>
<td>$-15.3, -4.9$</td>
<td>$15.1, 11.4$</td>
<td>$1.3, -3.3$</td>
</tr>
</tbody>
</table>

Figure 4: Modelled $C_{gs}$ and $C_{ds}$ (with symbols) and their sigmoidal approximations (with lines) versus drain-to-source voltage.

Figure 5: Numerical (with symbols) and modelled (with solid line) steady-state dynamic current for (a) DG-M1 and (b) DG-M2, with an input signal of 1 V amplitude at 1 GHz.

can be noticed that the numerical dynamic current (with symbols) is correctly modelled (with line) in both transistors. An unexpected negative modelled current for DG-M2, being off, appears, when ADS artificially adds auxiliary resistance, between gate and source, to facilitate convergence. However, its short duration, inferior to 0.1 ns, makes DC output voltage deviations irrelevant.

Additionally, Figure 6 shows the numerical (with symbols) and modelled (with line) DC output voltage, varying the RF input power, at 5 GHz, from $-5$ dBm to 10 dBm. A good agreement between both data is achieved, with a maximum relative error of 11.7%. Furthermore, the resulting power conversion efficiency (DC output $-$ RF input power ratio) is similar to that reported in [10], with conventional MOSFETs.

Once the rectifier performance with ADS has been numerically validated, Figure 7 compares the transistor response for the electrical output voltage (with squares), for an input power of 5 dBm at 5 GHz, with that for the rectifier implemented in HSPICE with commercial 0.18 µm NMOS, from Texas Instruments, with identical dimensions (with solid line). Note that a similar DC output voltage of around 0.6 V is obtained, even when the threshold voltage for the NMOS is 0.18 volts lower than that for the DG-MOSFET (0.55 V), which is compensated with its double current capability.

When threshold voltage is reduced, by using alternative gate metals, a higher rectified output voltage is expected. The use of titanium nitride (TiN) films as gate electrode in MOS capacitors and in Schottky diodes on n-type Si (100) substrates has been reported in [15], having a work function of 4.2 eV and electrical resistivity of 270 $\mu\Omega$cm. Thus, when using TiN as the metal gate in the DG-MOSFETs, as Figure 7 indicates, the DC rectified voltage (with dotted line) grows (0.25 V) up to 0.83 V.

On the other hand, the influence of the number of stages on the rectified output voltage has been analysed. In every stage (single rectifier in Figure 1), the source of DG-M2 must be connected to the drain of DG-M1 in next stage, with all coupling capacitance connected to the common RF input signal. Thus, the output voltage (with an output load of 10 kΩ) is the sum of all voltages between the terminals of the smoothing capacitances, which are connected in series.
The authors declare that there are no competing interests regarding the publication of this paper.

Acknowledgments

This work has been supported by the Spanish national research project TEC2015-67883-R.
References


