A HIGH SPEED ECL MULTIPLEXER IN BEAM LEAD, HYBRID TECHNOLOGY

J. B. COUGHLIN, J. B. HUGHES and R. S. WATTS

Philips Research Laboratories, Redhill, England

F. W. SIEGERT

Philips Research Laboratories, Eindhoven, The Netherlands

(Received June 13, 1977)

A high speed ECL multiplexing unit which accepts 4 channels of data and control information is described. Compatibility with commercial circuits to facilitate economic interfacing at low speed data rates is an integral design criterion. Built from flip-flops and gates made in a 5 GHz f_T chip technology which includes two-level metallisation and gold beam leads, the multiplexer is mounted on a ceramic substrate and contained in a standard DIL package. Dissipating less than 0.75 watt it outputs data faster than 300 Mb/s. Some conclusions concerning the merits of combining hybrid and monolithic technology are drawn.

1. INTRODUCTION

Reflecting the trend towards PCM transmission systems in telecommunications, several high speed digital multiplexing systems have been reported in recent years.^{1–4} These include methods for tackling various multiplexing problems such as jitter, justification, error checking and channel synchronisation. This paper describes one part of a high speed multiplexing unit, the unit which accepts data streams from several channels and transmits them in a single ordered stream over a broadband link. The input channels, previously synchronised, would need to contain in addition to the data, any necessary control information such as frame words and justification digits.

Unless a system can be made on a single chip careful partitioning into subsystems is necessary to obtain the maximum speed benefit from the available technology. Propagation delays due to line lengths on ceramic substrates and printed circuit boards must be borne in mind when deciding on the subsystem packaging. Further constraints on packaging are set by dissipation limits. These are closely linked to reliability which is an important requirement of the national telecommunications authorities.

2. SYSTEM AND CIRCUIT DESIGN

Partitioning of the multiplexer into several chips was necessary because of technology limitations. Fifty high definition transistors per chip was the maximum complexity possible with the available mask making facility. The multiplexer, built of two standard logic elements, viz: gates and flip-flops in a shift register arrangement, is shown in Figure 1. There are 4 input channels and these accept the 4 data streams which are sequentially gated to the output by timing pulses generated when the shift register is clocked.

High speed logic systems invariably involve emitter coupled, current mode circuits. Enhanced speed can usually be obtained by increasing dissipation subject to temperature limits set by systems packaging. In this particular design the objectives were to mount the multiplexing function on a single substrate to minimise interconnection delays, and to keep the power level below 0.75 watt to enable standard DIL packaging on printed circuit board to be used. This would ensure, even without forced cooling, a chip temperature rise no higher than 30°C above ambient.

Figures 2 and 3 show the gate and flip-flop circuits which are conventional in design and operate at standard ECL levels to permit easy interfacing with

FIGURE 1 System architecture.

commercially available circuits. Dissipation is close to ECL 10K series logic viz: 50 mW per dual gate and 100 mW per flip-flop. When choosing transistor geometries and d.c. biasing conditions for high speed switching circuits consideration must be given to the variation of f_T with current. The transistor should not be operated at currents significantly beyond those giving maximum f_T .

3. CHIP AND SUBSTRATE TECHNOLOGY

The silicon integrated circuit chips are made using a high f_T (5 GHz), double level metallisation, beam lead technology. Beam lead terminations, besides offering low inductance connections, simplify the practical aspects of chip assembly and replacement.

Conventional silicon technology is used to make

FIGURE 2 Dual 4 input gate.

FIGURE 3 D type flip-flop circuit.

	Resistance($\Omega/\square$)	Thickness (μm)
Substrate	15 $\Omega \cdot \text{cm}$	250
Buried layer	15	3.5
Epitaxial layer	1.5 $\Omega \cdot \text{cm}$	3.5
Isolation	52	4
Collector wall	3.3	4.5
Resistor	120	0.8
Base	600	0.4
Emitter	31	0.2
Buried base	5-7k	
Aluminium-Si	0.05	1.0
Molybdenum	0.3	0.4
Gold	0.003	11
TiPt film		
SiO ₂		

FIGURE 4 Technology-schematic diagram.

the active device and resistor regions on the chip. An epitaxial n layer $1\ \Omega\text{cm}$ to $2\ \Omega\text{cm}$ resistivity and $3.5\ \mu\text{m}$ thick is deposited on a $15\ \Omega\text{cm}$ p-type $\langle 100 \rangle$ orientation slice. For deep regions ($>0.8\ \mu\text{m}$) deposition and diffusion processes are used. For the emitter and base regions implantations are employed. Emitter window width is $2\ \mu\text{m}$, the smallest practicable size, and first level metallisation is $\text{Al}(1\%\text{Si})$. Molybdenum is then deposited and defined to form a connecting bridge between aluminium and the subsequently sputtered and plated upper level gold, thus preventing unpleasant intermetallic compound formation.

To form separate chips the wafers are mounted on a glass plate face downwards and etched to a thickness of $40\ \mu\text{m}$. After pattern definition using infrared microscopy a preferential etch is applied so that crystal planes define the sides of the chips. A summary of the technology parameters and a schematic section through a silicon device is shown in Figure 4.

At this stage the beam leads are available for probing. The chips are still held to the glass plate by a wax glue and complete testing, marking and recording of the array position is necessary at this point. Failure to test thoroughly a chip that is to form part of a

complex of circuit chips can lead to serious difficulty in the analysis of system faults. After probe test the chips are removed by a process which retains the array pattern so that computerised pick-up tools can be used for selecting good devices. Figures 5 and 6 show gate and flip-flop chips.

M.R.C. "Superstrate" ceramic substrate ($0.5\ \text{mm}$) is the base material for chip assembly. The first operation is to make holes by laser beam or ultrasonic drilling at points that require connection to the underside ground plane. These cavities are then plugged with gold wire. The subsequent processes of deposition, photolacquering and plating-up to produce thin film resistors, gold conductors and ground plane are conventional. The nichrome sheet resistance is $100\ \Omega/\square$ and trimming is by spark erosion. Resistor temperature coefficient is $<100\ \text{ppm}/^\circ\text{C}$ and stability is maintained better than 99.9% for 1,000 hours at 150°C .

Assembly begins by mounting the substrate in the header using an epoxy conducting compound. Next chip capacitors are soldered into position to be followed by the beam lead components which are pressure bonded using a thermal wedge tool (300°C).

FIGURE 5 Dual gate chip.

FIGURE 6 Flip-flop chip.

FIGURE 7 Multiplexer.

Connection from substrate to package pins is by a gold wire ball bond. The assembled multiplexer is shown in Figure 7.

4. RESULTS

For gate circuits a simple d.c. probe test was sufficient to determine good chips but the flip-flops oscillated under similar test conditions. Instead a toggle test circuit using 50Ω microstripline probe connections to the chips was preferred. The output was observed on a sampling oscilloscope and, although a tedious method, it was always dependable.

FIGURE 8 Monitor transistor frequency performance.

Measurements were also made of S-parameters of a control transistor included in the layout of the flip-flop chip. A 50Ω microstripline mounting in a common emitter configuration was used. Figure 8 shows a plot of f_T variation with emitter current obtained by calculation from the S-parameters. A peak of 5 GHz occurs at 4 mA which is the nominal bias of the current switch in the chip circuits.

The gate performance can be judged from the waveform to be seen in Figure 9. Propagation delay is 400 ps and rise and fall times average 900 ps. The flip-flop toggle frequency waveform is shown in Figure 10. Toggle frequencies as high as 750 MHz (typical 700 MHz) were observed in a toggle test circuit. When placed in the multiplexer package and operated as a divide-by-two function the maximum clocking rate was reduced to 550 MHz. Two flip-flops connected to make a divide-by-three clocked no

FIGURE 9 Gate waveform.

higher than 450 MHz and the complete multiplexer performed no higher than 350 MHz as is demonstrated by the divide-by-four pattern in Figure 11.

Total dissipation of the multiplexer package was 700 mW for a supply voltage of 5.2 V. Calibration of a chip resistor over a temperature cycle of 100°C above ambient allowed a direct measure of chip temperature and hence an evaluation of the thermal impedance of the beam leads. This gave a figure of 640°C per watt per beam lead. For the flip-flops, with 16 leads and a dissipation of 100 mW, less than

FIGURE 10 Flip-flop toggle waveform.

FIGURE 11 Multiplexer $\div 4$ waveform.

5°C rise above the ceramic substrate temperature can be expected. For the gates an even smaller temperature rise results.

5. CONCLUSIONS

Completion of the multiplexer meeting the design objective has allowed several conclusions to be drawn. Maximum clock frequency is considerably lower than the toggle frequency of individual components even when interconnection distances can be discounted as causes of delay. Although package parasitics contribute to delay, it is the loading of the logic functions on one another which most degrades

performance. For this ECL system design higher speed can be achieved only by higher current operation i.e. higher dissipation, or a higher speed (higher intrinsic f_T) technology.

A measure of appreciation of the difficulties and advantages in marrying high speed integration technologies has been gained in making this multiplexer. Monolithic integration (i.e. single chip) when practicable is of course to be preferred. Nevertheless, by judicious partitioning, by building systems from standard or simplified chips, and by using a hybrid technology well suited to rapid changes in design one can arrive quickly at the optimum operating conditions for the total function. Such an approach to systems work is especially advantageous when technological device yield sets the rate of progress. To have technology, circuit and system development proceed concurrently is a desirable though not often realised objective.

REFERENCES

1. J. S. Mayo, "Experimental 224 Mb/s PCM terminals," *Bell Syst. Tech. Jour.*, **44**, (Nov. 1965), pp. 1814–1841.
2. F. J. Witt, "An experimental 224 Mb/s digital multiplexer-demultiplexer using pulse stuffing synchronisation," *Bell Syst. Tech. Jour.*, **44**, (Nov. 1965), pp. 1843–1885.
3. M. Kawashima, S. Hinoshita, M. Sakai and Y. Fujisaki, "High speed up to 400/800 Mb/s digital multiplexers," *International Communications Conference 1972*, pp. 21/17–21/20.
4. L. Gardinier and C. R. Ryan, "Gigabit/second asynchronous multiplexer and demultiplexer," *National Telecommunications Conference Record*, **2**, (1973), pp. 30G–1/4.