SHORT COMMUNICATION

Properties of Coplanar Type MIS-SIM Structure Chip Capacitor

Y. K. JAIN

Central Electronics Engineering Research Institute, Pilani (Raj.)

and

S. K. VARSHNEY

S.V. College, ALIGARH, INDIA

(Received June 2, 1980; in final form September 11, 1980)

In MIS-structure, the capacitance depends on applied voltage and its polarity, temperature, oxide thickness and doping level of semiconductor.

Coplanar type MIS-SIM structure has been designed and fabricated on low resistivity silicon. The two electrodes are deposited on the thermal oxide grown on silicon. This structure could be analysed by connecting an MIS structure in series with a SIM structure, thus minimising the voltage and temperature variations on capacitance of the MIS-SIM structure as compared to MIS structure. The coplanar type can be used as a discrete capacitor as well as for hybrid circuits where low VCC & TCC are required.

FABRICATION

Polished n-type silicon wafer of resistivity 0.01 ohm-cm was taken and SiO₂ was grown thermally at 1150°C. Electrodes pattern were deposited by evaporating 99.999% Aluminium at 10⁻⁶ torr vacuum through molybdenum mask. The substrate temperature was kept at 125°C during deposition of electrodes. The wafer was scribed and diced. The chips were die mounted and wire bonded on TO-5 packages. The capacitor structure is as shown in Figure 1.

MEASUREMENTS AND RESULTS

The capacitance of the encapsulated chip capacitor was measured at 1 KHz. The bias voltage during the capacitance measurement was varied from 0 to ±100V and no change in the capacitance value was observed within a measurement accuracy of 0.025%. The capacitor was mounted on a temperature jig so that its temperature could be increased from room temperature to 150 degree centigrade. The change in capacitance was less than 5 ppm/degree centigrade. Results are summarised in Table I for the varying oxide thickness of the proposed structure.

In an MIS structure, the capacitance varies with temperature as shown in Figure 2(a). The variation is due to the change of the Fermi level in the semiconductor as shown in Figure 2(b). At Tₓ the Fermi level is assumed to be above the surface states, which are filled with electrons and are neutral. When the temperature is decreased to T₁, the Fermi level moves closer to the valence band and some of the surface states lose electrons and become positively charged. However, it is assumed that the permittivity of SiO₂ dielectric does not vary with temperature.

In the coplanar MIS-SIM structure, the change of Fermi level for the MIS structure due to temperature would be in the opposite direction to the SIM structure, and thus the temperature effect would be minimised.
TABLE I

<table>
<thead>
<tr>
<th>Sr. No.</th>
<th>Oxide thickness</th>
<th>Capacitance</th>
<th>No. of capacitors</th>
<th>TCC</th>
<th>VCR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>0.1150 μm</td>
<td>210–220 pf</td>
<td>10</td>
<td>5 ppm/C</td>
<td>0</td>
</tr>
<tr>
<td>2.</td>
<td>0.3 500 μm</td>
<td>68–73 pf</td>
<td>10</td>
<td>3 ppm/C</td>
<td>0</td>
</tr>
<tr>
<td>3.</td>
<td>0.5 000 μm</td>
<td>45–48 pf</td>
<td>10</td>
<td>3 ppm/C</td>
<td>0</td>
</tr>
</tbody>
</table>

Chip area : 100 mils x 100 mils
Electrode Area : 85 mils x 36 mils
Separation between Electrodes : 14 mils

The coplanar type MIS-SIM structure chip capacitor is of high quality and is almost independent of changes in voltage and temperature.

ACKNOWLEDGEMENTS

The authors wish to express their thanks to Dr. B. R. Marathe and Dr. Ashok Srivastava for their encouragement and valuable suggestions.

REFERENCES

Submit your manuscripts at http://www.hindawi.com