COMPUTER SIMULATION OF HYBRID INTEGRATED CIRCUITS INCLUDING COMBINED ELECTRICAL AND THERMAL EFFECTS

CARL R. ZIMMER

Arizona State University, Tempe, Arizona, 85287, USA

(Received in final form October 26, 1981)

This paper describes the application of a modern general purpose network analysis programme SPICE2 for the electrothermal analysis of hybrid integrated circuits. Self thermal coupling effects are modelled using the non-linear dependent current and voltage source capability in this programme, together with thermal environment parameters obtained from a three-dimensional thermal analysis program. Although numerical results are given by a bipolar transistor, the method is also applicable to monolithic integrated circuits and to resistors with variable temperature coefficients as power dissipating elements.

1. INTRODUCTION

A typical hybrid circuit is of such complexity that both a simplified structural model and some analysis assumptions are necessary for a tractable representation of both electrical and thermal effects. Figure 1 shows the structural model used here, for the case in which the power dissipating element is a semiconductor die of thickness t_c , with a bonding material of thickness t_E attaching it to a substrate of thickness t_s .

The most significant assumptions are as follows (these are essentially those of Reference 1):

- a) Heat transfer is primarily by conduction μ ; radiation and convection are neglected;

FIGURE 1 A semiconductor die of thickness t_c , attached to a substrate of thickness t_s by a bond of thickness t_E . The upper surface of the die is at a uniform temperature T_j , and the lower surface of the substrate at a temperature T_a (°K.).

- b) A given material is assumed homogeneous and isotropic (constant thermal conductivity);
- c) All resistors are of negligible thickness and dissipate power uniformly over their area;
- d) The power dissipation P_c of a semiconductor die such as that of Figure 1 is uniform over the top surface.

2. STRUCTURAL THERMAL CHARACTERISTICS

For the semiconductor die and bond regions of Figure 1, lateral dimensions are normally much greater than the region thickness. Accordingly, heat flow is taken as vertical so that a thermal resistance analog may be used. The thermal resistance between the faces of the semiconductor die is then

$$R_{SI} = t_c / k_c A \text{ } ^\circ\text{K/watt} \quad (1)$$

where

k_c = chip thermal conductivity, watts/cm- $^\circ\text{K}$;

t_c = chip thickness, cm.;

A = cross-sectional area, cm².

In a similar manner, the thermal resistance due to the bonding region is

$$R_{EB} = t_E / k_E A \text{ } ^\circ\text{K/watt} \quad (2)$$

where the notation corresponds to that for Eqn. (1). However, the thermal resistance concept cannot be simply extended to the substrate as its temperature distribution is actually three-dimensional. A precise formulation² of this problem has been applied to the determination of the 'optimum' value of θ for the constant angle heat spread model shown in Figure 2. Given the assumption that heat flow is confined to this pyramidal section, the correct theoretical expression for the surface-to-base thermal resistance is:

FIGURE 2 Constant angle thermal resistance model for a chip of dimensions $L \times L$ on a substrate of thickness t_s . Heat flow is assumed to take place in a truncated pyramid whose sides make an angle θ with the vertical.

$$R_{CP} = \frac{1}{k_s L(L/t_s + 2 \tan \theta)} \text{ } ^\circ\text{K/watt} \quad (3)$$

Comparison with a precise computer solution³ shows that this expression is in error by less than 10% for $L/t_s > .5$ if $\theta = 32^\circ$. Since the dimensions of many practical designs satisfy this requirement, this is a useful method for calculating the temperature drop in the substrate. It should be noted that the values of $\theta = 0$ and $\theta = 45^\circ$ are seriously in error, and that thermal coupling to adjacent devices is assumed negligible.

2.1 Numerical Results

For a 2N3020 silicon NPN transistor, the values in Eqn. (1) would be $t_c = 1.25 \times 10^{-2}$ cm.; $A = 4.03 \times 10^{-3}$ cm.², and $k_c = 1.1$ watt/cm- $^\circ\text{K}$ at 400°K , so that $R_{SI} = 2.8$ $^\circ\text{K/watt}$.

The bond thermal resistance R_{EB} has a dominant effect on the overall thermal characteristics, and would be lowest if a eutectic bond were used. However, an epoxy bond has production and repair advantages, and so is chosen here. For the area given above, a representative value of R_{EB} would be about 20 $^\circ\text{K/watt}$,⁴ with a typical epoxy (Ablestik 806-1, ceramic filled).

The substrate material (96% alumina ceramic) has values for Eqn. (3) of $t_s = 7.1 \times 10^{-2}$ cm., and $k_s = 0.35$ watt/cm.- $^\circ\text{K}$ at 300°K . The t_x/L ratio is well within the range of validity of the approximation, so that with $\theta = 32^\circ$, the corresponding value of $R_{CP} = 29.6$ $^\circ\text{K/watt}$.

Thus, the overall thermal resistance from junction to ambient would be the sum of the three given above, or

$$R_{JA} = 52.4 \text{ } ^\circ\text{K/watt} \quad (4)$$

Experimental measurements of R_{CP} using an HP 10023A temperature probe showed agreement with the substrate thermal resistance model. It may be noted that thermal conductivities do vary appreciably with temperature,^{5,6} so that model accuracy may be impaired for this reason. This is especially true for the extremely thin bonding region with its high temperature differential.

3. DEVICE THERMAL CHARACTERISTICS

The effect of device temperature changes upon the electrical characteristics of a bipolar junction transistor operating in the normal active mode may be represented by the model in the upper left corner of Figure 3. This has previously been applied to small-signal transistor equivalent circuits⁷; it is here characterized on a large-signal basis so that there are no restrictions on temperature changes or voltage levels. In this model, ΔV_B is the change in base-emitter voltage for a change in device temperature ΔT_j , and as the computer programme SPICE2 requires a power series representation for nonlinear controlled sources, one may write

$$\Delta V_B = a_1 \Delta T_j + a_2 (\Delta T_j)^2 + \dots \quad (5)$$

in which the coefficients $a_1, a_2, \dots, a_n$ are the Taylor's series coefficients of $V_{BE}(T_j)$ expanded about T_a , where all temperatures are in degrees Kelvin and the variables are defined as

FIGURE 3 Thermal model for a bipolar transistor operating in normal active mode (upper left) and transfer characteristics for a type 2N3020 (see text). Curve A is for no thermal coupling; Curve B includes thermal effects.

$$\Delta V_B = V_{BE}(T) - V_{BE}(T_a) \quad (6)$$

$$\Delta T_j = T_j - T_a \quad (7)$$

As the quantities $a_1, a_2 \dots a_n$ involve partial derivatives of $V_{BE}(T)$ with respect to T at constant base current, a simple physical model⁸ may be used

$$V_{BE}(T) = (kT/q) \ln (I_B/I_s), \text{ where } I_s = AT^3 \exp (-qE_{go}/kT) \quad (8)$$

in which A is a constant dependent upon device materials and geometry, T is the device temperature in degrees Kelvin, and E_{go} is the band gap voltage for the semiconductor. For the particular case of silicon with $E_{go} = 1.11$ volts and a typical value of $V_{BE}(T_a) = 0.7$ volts at $T_a = 300^\circ\text{K}$., numerical values for a_1 and a_2 are

$$\begin{aligned} a_1 &= -1.88 \times 10^{-3} \text{ volts}/^\circ\text{K} \\ a_2 &= 1.29 \times 10^{-4} \text{ volts}/(^{\circ}\text{K})^2 \end{aligned} \quad (9)$$

with higher order a_n 's being neglected over the useful temperature range of silicon semiconductors in this application.

4. COMPUTER MODEL

The results of Sections 2 and 3 may be combined to obtain a model for the SPICE2 programme which includes both electrical and thermal effects. The steady-state power dissipation for the device in Figure 3 is essentially

$$P = I_C V_{CE} \text{ watts} \quad (10)$$

where the DC power dissipation in the input circuit is assumed negligible. This equation is represented in the computer model by using a dependent current generator whose current is numerically equal to P with the two arguments I_C and V_{CE} .⁹ A resistor R_{JA} is connected across this source, as given by Eqn. (4), so that using

$$\Delta T_j = P R_{JA} \quad (11)$$

the voltage developed across this resistor is numerically equal to ΔT_j . This voltage is, in turn, used as the argument for a dependent voltage generator which represents Eqn. (5). Only one line of input data is required to specify each dependent source, so that implementing the thermal model is relatively simple.

The curves in Figure 3 show collector current I_C as a function of base-emitter voltage V_{BE} for a type 2N3020 NPN transistor. For curve A, no thermal coupling is included, i.e., $\Delta V_B = 0$. For curve B, thermal coupling is included, and the effect of the first- and second-order terms in Eqn. (5) is clearly visible. In each case, the basic bipolar transistor model in SPICE2 was used, with model parameters taken from the manufacturer's data sheet.

CONCLUSION

Through the use of the nonlinear dependent generator capability in the SPICE2 programme, hybrid networks may be analyzed including simultaneous electrical and thermal effects. Although the device thermal modelling may be applied to any element for which the necessary temperature data and/or physical models are available, the modified thermal resistance concept used here is only applicable for restricted device dimensions. The analysis is also limited to steady-state temperature conditions, and does not permit thermal coupling between power dissipating elements, an effect which may be significant.^{10,11}

ACKNOWLEDGEMENT

The author wishes to thank Phil Hagstrom and Mike Waltz of Sperry Phoenix for test materials and many helpful discussions.

REFERENCES

1. R.F. David, "Computerized Thermal Analysis of Hybrid Circuits", Proceedings of the 1977 Electronics Components Conference pp 331-332 (May, 1977).
2. R.F. David, "Computerized Thermal Analysis of Hybrid Circuits", Proceedings of the 1977 Electronics Components Conference p 325 (May, 1977).
3. R.F. David, "Computerized Thermal Analysis of Hybrid Circuits", Proceedings of the 1977 Electronics Components Conference pp 331-332 (May, 1977).
4. T.W. Elsby, "Thermal Characterization of Epoxy and Alloy Attachments of Hybrid Components", Proceedings of the 1977 Electronics Components Conference pp 320-323 (May, 1977).
5. C.J. Glasbrenner and C.A. Slack, "Thermal Conductivity of Germanium and Silicon from 3°K to the Melting Point", *Physical Review*, **134** A1058-A1069 (1964).
6. AlSiMg # 614 Technical Data Sheet, 3M Corporation.
7. D.J. Hamilton and W.G. Howard, *Basic Integrated Circuit Engineering*, (McGraw-Hill Book Company 1975) Chap. 8.
8. P.E. Gray, *et al*, *Physical Electronics and Circuit Models of Transistors*, (John Wiley and Sons 1964) pp 47-50.
9. L.W. Nagel, SPICE2: A Computer Programme to Simulate Semiconductor Circuits, Memorandum #ERL-M520, Electronics Research Laboratory, University of California, Berkeley 94720 1975.
10. H.T. Law, "A Rating Criterion for Thin Film Resistors", 1979 European Hybrid Microelectronics Conference Proceedings, pp 9-19 (May, 1979).
11. G.P. Ferraris and M. Tudanca, "The Solution of Two-Dimensional Heat Conduction Problems to Predict Operation Temperature and Power Handling Capabilities of Hybrid Circuits", 1979, European Hybrid Microelectronics Conference Proceedings, pp 61-74 (May, 1979).