THIN FILM TRANSISTORS AND THIN FILM TRANSISTOR CIRCUITS

ANDRE VAN CALSTER

Laboratory of Electronics, State University, Sint Pietersnieuwstraat 41, B-9000 Gent, Belgium

In this paper the possible circuit applications of thin film transistors, made by shadow masks, are discussed. Special attention is paid to the basic parameters determining the circuit properties.

1. INTRODUCTION

The thin film transistor (TFT) is an insulated field-effect transistor made by a simple vacuum deposition process. Although a TFT may not be considered as a competitor of the Si MOSFET, the TFT technology shows some attractive qualities for special purpose circuits: the possibility of making large-area (macro) circuits with a built-in dielectric isolation, and the possibility of handling high voltages. A special feature of TFT technology is the possibility of obtaining a higher level of system integration. This is for instance the case in solid-state displays, where electronic and display functions are merged.^{1,2}

Most of the developed TFT circuits are digital circuits. Less efforts are spent on analog circuits, probably due to the proven reliability of the Si technology in microelectronics. Nevertheless a higher integration level could also be possible in hybrids, using TFT technology. In order to check the feasibility of this goal, the characteristics of TFT test vehicles were investigated.

2. TFT TECHNOLOGY

The TFT structure used in our laboratory is shown in Figure 1. All depositions are made in one pumpdown of the vacuum deposition system, to minimize the device contamination during fabrication. By means of a mask changer Mo shadow masks are placed one by one in front of the substrate to delineate the device patterns. Devices with a channel length to width ratio of 30 μm /100 μm have been made previously by metal masks. Prior to the source-drain deposition, the Corning 7059 substrate is coated with a 1000 Å thick Al_2O_3 layer to prevent diffusion of impurities from the substrate.

The source and drain contacts are made by the successive deposition of Au and In by E gun. The 300 Å thick semiconductor CdSe is evaporated from a heated Mo boat. The gate insulator Al_2O_3 is obtained by E gun evaporation, and the gate is an 800 Å thick evaporated Al film. Afterwards the TFT is annealed in vacuum at 300°C for 3 hours. Finally the substrate is cut and gold wires are bonded to the TFT. In Figure 2 a TFT is shown mounted in a TO-5 package.

The stability of the device is mainly related to the insulator-semiconductor interface.³ Al_2O_3 -CdSe seems to be one of the more stable combinations, with a sufficiently small number of slow surface states.⁴ The thin semiconductor film forms an n-channel, with a conductance determined by the applied gate voltage. The donor concentration is $5 \cdot 10^{17} \text{ cm}^{-3}$, and the electron mobility μ_e equals 55 cm^2/Vsec .

FIGURE 1 The thin film transistor (TFT) structure

FIGURE 2 A TFT in a TO-5 package

3. TFT CHARACTERISTICS

In Figure 3 the small signal equivalent circuit is presented of a TFT biased at a gate voltage V_G and a drain voltage V_D . Only for $V_G > 0$ and $V_D > 5^v$, the transconductance g_m can be approximated by a linear relation as is predicted by simple theory.⁵

From Figure 3 it also follows that the turn-on voltage V_T is negative, which means that the n-channel CdSe TFT behaves more like a depletion field-effect transistor. This means that in circuits one can use enhancement loads as well as depletion loads. When the TFT is biased at $V_G \approx 0^v$, g_m it can be fairly well approximated by a parabolic relation and the drain current I_D by a third degree parabola. The data presented in Figure 3 are recorded for a TFT with a channel width to length ratio S of 50.

FIGURE 3 g_m and I_D versus V_G

In saturation ($V_D > V_G - V_T$) the output conductance g_D becomes $0.5 \mu\text{S}$. The input capacitance C_i per unit area equals $5.2 \cdot 10^{-8} \text{ F/cm}^2$, with a loss $\tan \delta = 5 \cdot 10^{-3}$ ($\omega = 10^4$). With a $1700 \text{ \AA}$ thick Al_2O_3 film the maximum V_D is approximately 28V . The frequency behaviour is determined by the unavoidable gate-drain electrode overlap. This causes the Miller capacitance C_M . The gain-bandwidth $G.B_W$ of the TFT presented in Figure 3 equals:

$$G.B_W = \frac{L}{\Delta} \frac{1}{2\pi T_r},$$

where L is the channel length, Δ the electrode overlap and T_r the transit time of the TFT. T_r is given by the expression:

$$T_r = \frac{L^2}{\mu_e(V_G - V_T)},$$

and becomes $0.5 \mu\text{sec}$ for $V_G = 1\text{V}$ and $L = 60 \mu\text{m}$.

An overlap of $10 \mu\text{m}$ results in a $G.B_W = 2 \text{ MHz}$. The equivalent circuit of Figure 3 is valid for frequencies smaller than $1/2\pi T_r$.

In digital circuits the switching time of the device is of interest. In the absence of C_M , the switching time is composed of a delay and risetime, both determined by T_r . The "on" and "off" state can be characterised by g_D . In the "on" state $V_G - V_T > V_D (\approx 0)$ g_D has a similar behaviour as g_m at large V_D , g_D increases linearly with V_G .

4. TFT INVERTORS AND CIRCUITS

The inverter stage may be considered as an elementary analog amplifier stage. Two types of load devices are possible: enhancement load (Figure 4a) and depletion load (Figure 4b). The enhancement load gave only an amplification of 2.5, for a geometry ratio S_1/S_2 as large as 83. With the depletion load is the fact that the maximum gain occurs at $V_G = 0$, independent of V_T . Only the maximum attainable gain depends on V_T .

FIGURE 4a enhancement load

FIGURE 4b depletion load

This is an interesting feature for designing digital circuits, where an inverter also may be considered as a basic circuit. For analog circuits, the circuit design should be process or V_T insensitive, because V_T differs from one batch to another. This means that the same design rules should be used as for nMOS. Different small circuits were tried out, such as multivibrators, Schmitt-triggers and analog followers. As an example a single stage voltage follower is shown in Figure 5, with measured input and output impedances respectively larger than 10 m Ω and smaller than 10 K Ω .

We recently tackled the problem of the development of more complicated analog circuits, such as an operational amplifier.

5. CONCLUSIONS

From the above discussion it follows that TFT's can be made by a simple vacuum deposition process. By the use of the Al_2O_3 -CdSe combination stable devices can be made. The use of mechanical masks still allows a suitable miniaturisation, but limits the frequency response due to the unavoidable electrode overlap. Nevertheless acceptable device characteristics can be obtained. TFT's with depletion loads show interesting circuit features

FIGURE 5 A voltage follower

especially. This means that for special purpose circuits, digital as well as analog, where a higher integration level can be obtained, a TFT circuit solution should at least be considered.

REFERENCES

1. F. Luo and W. Hester, "Design and Fabrication of Large-Area Thin Film Transistor Matrix Circuits for Flat-Display Panels", *IEEE Trans.* **ED 27** p. 223 (1980).
2. J. Erskine and P. Snopko, "A Thin-Film-Transistor-Controlled Liquid-Crystal Numeric Display", *IEEE Trans.* **ED 26** p. 902 (1979).
3. A. Van Calster and A. De Vos, "State of the Art in thin film transistor: a review of the used insulator-semiconductor combinations", *ISHM Europe Gent Conference* (1979).
4. A. Van Calster and Li Yu-Min, "An Investigation of the Al_2O_3 -CdSe Interface in Accumulation", *Appl. Phys.* **23** p. 327 (1980).
5. A. Van Calster and H.J. Pauwels, "Theoretical influence of surface states and bulk traps on thin film transistor characteristics", *Solid St. Electr.* **18** p. 691 (1975).