Research Article

Current Mode Full-Wave Rectifier Based on a Single MZC-CDTA

Neeta Pandey and Rajeshwari Pandey

Department of Electronics and Communications Engineering, Delhi Technological University (Formerly Delhi College of Engineering), Bawana Road, Delhi 110042, India

Correspondence should be addressed to Neeta Pandey; n66pandey@rediffmail.com

Received 30 March 2013; Revised 14 June 2013; Accepted 15 June 2013

Academic Editor: Ali Umit Keskin

Copyright © 2013 N. Pandey and R. Pandey. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This paper presents a current mode full-wave rectifier based on single modified Z copy current difference transconductance amplifier (MZC-CDTA) and two switches. The circuit is simple and is suitable for IC implementation. The functionality of the circuit is verified with SPICE simulation using 0.35 \( \mu \)m TSMC CMOS technology parameters.

1. Introduction

The full-wave rectifiers are used in varied applications [5–8] such as signal-polarity detectors, averaging circuits, peak value detectors, clipper circuits, and amplitude-modulated signal detectors. Conventionally, full-wave rectifier is implemented using operational amplifiers which are not capable of operating at higher frequencies because of slew rate and fixed gain-bandwidth product limitations [9]. Current mode approach due to its inherent wide bandwidth which is virtually independent of closed loop gain, greater linearity, and large dynamic range [9] has generated lots of interest, and significant research efforts have been directed towards developing new active blocks based on this approach. Among these blocks, CDTA [10–12] has received considerable attention as the external resistors may be implemented by TA block of CDTA, thereby reducing/avoiding external resistors usage in the applications based on CDTA [12] and making these suitable for on-chip implementation. Additionally, due to low input impedance terminals, CDTA is free from parasitic capacitances and hence is appropriate for high frequency operation. This has resulted in development of a wide range of CDTA-based applications [1–4, 11–17].

A variety of FWR circuits using CDTA [1–4] have been reported in the literature. The CDTA-based FWR circuits presented in [1–3] use single CDTA, whereas configuration reported in [4] employs two CDTAs and a multiple output current follower. The structures [1, 2, 4] use four pn junction diodes, whereas two Schottky diodes are used in [3]. Additionally, auxiliary bias is employed in [1] and a grounded resistor is employed in [4]. In this paper, a new approach for designing a single CDTA-based current mode full-wave rectifier (FWR) configuration is presented. The proposed current mode FWR configuration uses a single CDTA called MZC-CDTA (modified Z copy CDTA) and two MOS switches. The features of the CDTA-based FWR circuits are summarized in Table 1. It may be noted that the proposed FWR uses similar a number of active elements as given in [3]; however, the use of MOS switches makes it more suitable from integration viewpoint. The functionality of the circuit is verified with SPICE simulations using 0.35 \( \mu \)m TSMC CMOS technology parameters.

2. Circuit Description

The circuit symbol of MZC-CDTA is shown in Figure 1. It is similar to ZC-CDTA except for an extra \( z_c \)– port. The port relationship of the MZC-CDTA is characterized by the following matrix:

\[
\begin{bmatrix}
V_p \\
V_n \\
I_z \\
I_{zc} \\
I_{z\text{-}c} \\
I_{x\text{+}} \\
I_{x\text{-}}
\end{bmatrix} =
\begin{bmatrix}
0 & 0 & 0 & 0 & 0 & I_p \\
0 & 0 & 0 & 0 & 0 & I_n \\
1 & -1 & 0 & 0 & 0 & V_z \\
1 & -1 & 0 & 0 & 0 & V_{zc} \\
1 & -1 & 0 & 0 & 0 & V_{z\text{-}c} \\
0 & 0 & g_m & 0 & 0 & V_{x\text{+}} \\
0 & 0 & -g_m & 0 & 0 & V_{x\text{-}}
\end{bmatrix},
\]
where $g_m$ is transconductance of the MZC-CDTA. The CMOS-based internal circuit of MZC-CDTA is depicted in Figure 2 and is based on the CDTA schematic given in [1]. The value of transconductance ($g_m$) is expressed as

$$g_m = \sqrt{\frac{2\mu C_{ox} W}{L} I_0},$$  \hspace{1cm} (2)$$

which can be adjusted by bias current $I_0$ of MZC-CDTA.

The proposed MZC-CDTA-based full-wave rectifier is shown in Figure 3. It uses a single MZC-CDTA and two MOS switches ($M_{p1}$ and $M_{n1}$) connected at $zc$ and $zc-$ ports, respectively. The $z$ port being open, its voltage would approach to $V_{DD}$ or $V_{SS}$ depending upon the current flowing into $p$ terminal. Further, as $x-$ terminal of the circuit is also not drawing any current, so for small current inputs, it would be saturating to supply voltage, resulting in

$$V_{x-} = V_{DD} \quad \text{for } I_{in} \leq 0,$$

$$V_{x-} = V_{SS} \quad \text{for } I_{in} \geq 0.$$  \hspace{1cm} (3)
At any instant, either of the two transistors $M_{p1}$ and $M_{n1}$ will be in ON condition as the current through $z_c$ and $z_c-$ ports is out of phase. The transistor $M_{p1}$ will be ON for positive input currents, whereas the negative input current will bring transistor $M_{n1}$ in ON condition thereby making $I_{out}$ a unidirectional current.

3. Nonideal Analysis

The actual behavior of the circuit may deviate from the ideal one due to error in current transfer from $p$ and $n$ terminals to $z$, $z_c$, and $z_c-$ terminals and also current at $x+$ and $x-$ terminals. The current transfer from $p$ and $n$ ports to $z$, $z_c$, and $z_c-$ ports may differ from unity value, and these tracking errors are represented by $\alpha_p$ and $\alpha_n$. The inaccuracy in transconductance transfer from $z$ to $x+$ and $x-$ ports is modeled by $\beta g_m V_c$. Considering the inaccuracies outlined earlier, the output current $I_{out}$ becomes a unidirectional current of value $\alpha_p |I_{in}|$. Depending upon the internal structure and technology used, the tracking errors $\alpha_p$, $\alpha_n$, and $\beta$ also have first-order low-pass rolloff which affects the performance at high frequencies.

Apart from the error in the current transfer, there are parasitic impedances at $p$ and $n$ ports (resistances $R_p$ and $R_n$) and shunt output impedances ($R//C$) at ports $z$, $z_c$, $z_c-$, $x+$, and $x-$. The input current is applied at $p$ port in the proposed circuit and $n$ port is left open, so resistances at $p$ and $n$ ports do not put restriction in the behavior of the circuit. The impedances at $z$, $z_c$, $z_c-$, $x+$, and $x-$ ports will have an impact at higher operating frequencies.

4. Simulation Results

The functionality of the proposed current mode rectifier is validated using MZC-CDTA schematic of Figure 2. The model parameters of TSMC 0.35 $\mu$m CMOS process and supply voltages of $V_{DD} = V_{SS} = 1.8$ V are used. The aspect ratios of various transistors are taken from [16], and the bias current of 60 $\mu$A is used. The circuit of Figure 3 is excited by a 10 KHz, 20 $\mu$A sinusoidal current signal. The time domain behaviour of voltage developed at $x-$ port due to input current is shown in Figure 4. For positive half-cycle of the input current, a negative voltage is developed at $x-$ port which in turn makes the transistor $M_{p1}$ ON, whereas transistor $M_{n1}$ remains OFF, and thus output current $I_{out}$ is equal to input current for positive half-cycle. The negative half-cycle of the input current makes $x-$ port voltage positive and turns transistor $M_{n1}$ ON. The current through transistor $M_{n1}$ is out of phase with input current, and therefore the output current would be positive. The input and output currents for the proposed circuit under sinusoidal excitation are shown in Figure 5 and conform to the theoretical predictions. The simulated ripple factor curve is plotted in Figure 6 and its value is approximately 0.5. Figure 7 shows the response of the circuit under sinusoidal excitation. The simulated total power consumption of the circuit is 14 mW.

The DC response of the proposed circuit is also studied and the transfer characteristics are shown in Figure 6. It may be noted that the proposed circuit behavior is linear for input currents ranging between $-300 \mu$A and $+300 \mu$A. The positive and negative slopes of 0.967 and 0.993, respectively are observed. The deviation of slope from unity value may be attribute to CDTA nonidealities.

The proposed circuit is also tested to judge the level of harmonic distortion at the output of the signal. The %THD result is shown in Figure 9 which shows that the output distortion is around 22% for input currents up to 300 $\mu$A.
5. Conclusion

A single MZC-CDTA-based current mode full-wave rectifier is presented in this paper. It uses two switches. As the circuit uses only MOS transistors, it is suitable for IC implementation. SPICE simulation results using 0.35 µm TSMC CMOS technology parameters are given in support of the theory (see Figure 8).

References


