Research Article

An FPGA-Based PID Controller Design for Chaos Synchronization by Evolutionary Programming

Her-Terng Yau, 1 Yu-Chi Pu, 2 and Simon Cimin Li 3

1 Department of Electrical Engineering, National Chin-Yi University of Technology, Taichung 411, Taiwan
2 Department of Electrical Engineering, Far-East University, No. 49, Zhonghua Rd., Xinshi Cist., Tainan 74448, Taiwan
3 Department of Electrical Engineering, National University of Tainan, Tainan 700, Taiwan

Correspondence should be addressed to Her-Terng Yau, pan1012@ms52.hinet.net

Received 7 April 2011; Accepted 26 June 2011

Academic Editor: Marko Robnik

Copyright © 2011 Her-Terng Yau et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This paper is concerned with the design of a field programmable gate arrays-(FPGAs-) based digital proportional-integral-derivative (PID) controller for synchronization of a continuous chaotic model. By using the evolutionary programming (EP) algorithm, optimal control gains in PID-controlled chaotic systems are derived such that a performance index of integrated absolute error (IAE) is as minimal as possible. To verify the system performance, basic electronic components, including OPA resistor and capacitor elements, were used to implement the chaotic Sprott circuits, and FPGA technology was used to implement the proposed digital PID controller. Numerical and experimental results confirmed the effectiveness of the proposed synchronization procedure.

1. Introduction

In recent years, chaos synchronization has attracted the interest of researchers in various fields [1]. Chaos synchronization has many potential applications in physics and engineering and particularly in secure communication [2]. The idea of synchronizing two identical chaotic systems was first introduced by Pecora and Carroll [3]. In continuous-time chaotic systems, synchronization is usually achieved by a master-slave or drive-response approach. Given a master (drive) and slave (response) in a chaotic system, the goal is synchronizing the behavior of the slave (response) system to that of the master (drive) system. To achieve the synchronization, a nonlinear controller must be designed to obtain signals from the master and slave systems and to manipulate the slave system. Recently developed control methods
can achieve chaos synchronization between two identical chaotic systems with different initial conditions [1]. However, none of the proposed methods in our surveyed papers can obtain an optimal or near-optimal digital controller for synchronizing continuous chaotic systems according to a performance index specified by an FPGA chip.

Conversely, evolutionary programming (EP) algorithms have proven effective and easy to implement for global optimization of complex functions and for solving complex control problems in engineering [4, 5]. Generally, the four steps in the global optimization algorithm are initialization, mutation, competition, and reproduction. Furthermore, Cao [4] also developed a quasirandom sequence (QRS) for generating an initial EP population that avoids formulating clusters around an arbitrary local optimal.

In fact, implementing this technique in digital electronic devices such as field programmable gate arrays (FPGAs) can accelerate the development of prototype circuits such as control and real-time simulation circuits [6]. The FPGA comprises thousands of logic gates, some of which are grouped into a configurable logic block (CLB) to simplify higher-level circuit design. Because of its simplicity and programmability, the FPGA is the preferred option for chip prototype design.

The main objective of this work was to develop an EP-based digital PID control scheme for solving synchronization problems in FPGA-based chaotic systems. The EP algorithm derived optimal control gains in PID-controlled chaotic systems such that the performance index of integrated absolute error (IAE) was minimized and the master and slave chaotic systems were synchronized. The optimal architecture for digital controller was then implemented and simulated by very high-speed description language (VHDL) and ModelSim. The developed architectures for each component were then implemented and tested under the Xilinx Spartan-3 FPGA. Finally, simulation and experimental results were compared to confirm the effectiveness of the proposed EP-based digital PID scheme for chaos synchronization.

2. System Description and Problem Formulation

First, consider two single-input single-output (SISO) master and slave systems described by the following differential equations:

Master system:
\[ \dot{x}_m(t) = f(t, x_m), \]
\[ y_m(t) = C x_m. \] (2.1)

Slave system:
\[ \dot{x}_s(t) = f(t, x_s) + B u(t), \]
\[ y_s(t) = C x_s. \] (2.2)

where \( x_m(t) = [x_{m1}, x_{m2}, \ldots, x_{mn}] \in \mathbb{R}^n \) and \( x_s(t) = [x_{s1}, x_{s2}, \ldots, x_{sn}] \in \mathbb{R}^n \) are the state vectors of master and slave systems, respectively. The \( f : \mathbb{R} \times \mathbb{R}^n \rightarrow \mathbb{R}^n \) is a given nonlinear function. The \( y_m(t) \in \mathbb{R} \) and \( y_s(t) \in \mathbb{R} \) are the outputs of the master and slave systems, respectively. The \( B \in \mathbb{R}^{n \times 1} \) and \( C \in \mathbb{R}^{1 \times n} \) are the system matrices. The \( u(t) \in \mathbb{R} \) is the control input included in
the slave system (2.2) to synchronize the master and slave systems. Generally, many chaotic systems can be expressed by (2.1). For example, the Sprott circuit, the modified Chua’s circuit, the Duffing-Holmes system, the Lorenz system, and the Lu system all belong to the class defined by (2.1).

Let the error states be \( e_1 = x_{m1} - x_{s1}, e_2 = x_{m2} - x_{s2}, \ldots, e_n = x_{mn} - x_{sn}. \) The objective of this study was to use the EP algorithm to design a simple but effective PID controller \( u(t) \) that can synchronize coupled systems (2.1) and (2.2) under different initial conditions such that

\[ \lim_{t \to \infty} \|x_m(t) - x_s(t)\| \to 0. \] (2.3)

The procedure for determining the PID controller \( u \) is to first define the output error signal \( y_e = y_m - y_s \) and then to define the continuous form of a PID controller with input \( y_e(\cdot) \) and output \( u(\cdot) \). The conventional equation is

\[ u(t) = K_p \left[ y_e(t) + \frac{1}{T_i} \int_0^t y_e(t) dt + T_d \frac{d}{dt} y_e(t) \right], \] (2.4)

where \( K_p \) is the proportional gain constant, \( T_i \) is the integral time constant, and \( T_d \) is the derivative time constant. When using the FPGA chip to implement this controller, the continuous-type PID controller (2.4) is reformulated as a digital-type PID controller as shown below:

\[ u(k) = K_p \left[ y_e(k) + \frac{1}{T_i} S(k) + T_d \frac{y_e(k) - y_e(k-1)}{T} \right]. \] (2.5)

Here, \( u(k) \) is the \( k \)th sampling output data of the PID controller, \( S(k) = \sum y_e(k) \) is the error sum, and \( T \) is the sampling time constant. Therefore, (2.5) can be rewritten as

\[ u(k) = K_p y_e(k) + K_i S(k) + K_d [y_e(k) - y_e(k-1)], \] (2.6)

where \( K_i = K_p T_i \) is the integral gain constant and \( K_d = K_p T_d / T \) is the derivative gain constant.

The performance criterion or objective function of a controller design can generally be defined according to the desired specifications. The two performance criteria typically considered in the EP algorithm are the integrated squared error (ISE) and the integrated absolute error (IAE). This study uses the IAE index as the objective function (OF), which is given as

\[ OF = IAE = \sum_{k=1}^{k_f} \|E(k)\|, \] (2.7)

where \( E(k) = [e_1, e_2, \ldots, e_n] \), \( \cdot \) is the Euclidean norm of a vector, \( k \) is the sampling time point, and \( k_f \) is the total number of samples. Below, the EP algorithm is used to minimize
the objective function score (2.7) by tuning the digital PID controller and optimizing the gain parameters.


Since the EP algorithm is considered an easily implemented and promising technique for the global optimization of complex functions, this study introduces an EP algorithm for solving this problem. Figure 1 shows the proposed EP-based PID control system includes synchronized master and slave chaotic systems, a PID controller, and an EP algorithm. The \( y_m \) is the output of the master system, \( y_s \) is the output of the slave system, and \( u \) is the control input generated by the PID controller as defined in (2.5). The parameters of the proposed PID controller are derived by the EP algorithm such that the value of IAE given in (2.7) is minimized.

This section proposes an extended EP algorithm for obtaining the digital PID controller with optimal gain parameters to minimize the following objective function (OF) score (2.6). Let \( g \) be the continuously differentiable matrix-valued function defined for \( g \in S \), where \( S = \{ g \in \mathbb{R}^3 \mid 0 \leq g_i \leq M_i \}, i = 1, 2, 3 \} \) and \( M_i \) is the bounded search space. The optimization problem is to find \( g^* = [K_p^*, K_i^*, K_d^*] \in S \) such that the OF performance index of the system is minimized. Mathematically, the optimization problem (P1) can be formulated as follows.

\[
\text{(P1)}: \text{To find } g^* \in S \text{ such that } \quad \text{OF} = \text{IAE} = \sum_{k=1}^{k_f} \| E(k) \|, \quad \text{for } g^* \in S \tag{3.1}
\]

is minimized.

Based on the simulation results obtained in [4], an extended EP algorithm for solving the above optimization problem is applied as follows.

Step 1. Generate an initial population \( P_0 = [p_1, p_2, \ldots, p_N] \) of size \( N \) by randomly initializing each 3-dimensional solution vector \( p_i \in S, i = 1, 2, \ldots, N \) according to the quasirandom sequence (QRS).
Step 2. Calculate the fitness score (objective function) $f_i = f(p_i)$ for each $p_i$, $i = 1, 2, \ldots, N$, where

$$f_i(p_i) = \text{OF} = \sum_{k=1}^{K_f} |E(kT)|,$$

(3.2)

Step 3. Mutate each $p_i$, $i = 1, 2, \ldots, N$, based on the statistical data to double the population size from $N$ to $2N$, and generate $p_{i+N}$ by using

$$p_{i+N,j} = p_{i,j} + N\left(0, \beta \frac{f_i}{f_\Sigma}\right), \quad \forall j = 1, 2, 3,$$

(3.3)

where $p_{i,j}$ denotes the $j$th element of the $i$th individual, $N(0, \beta f_i / f_\Sigma)$ represents a Gaussian random variable with a mean zero and variance $\beta f_i / f_\Sigma$, $f_\Sigma$ is the sum of all fitness scores, and $\beta$ is a parameter to scale $f_i / f_\Sigma$.

Step 4. Use (3.2) to calculate the fitness score $f_{i+N}$ for every $p_{i+N}$, $i = 1, 2, \ldots, N$. In the stochastic competition process, $p_i$, $i = 1, 2, \ldots, N$ randomly competes with $p_j$, $j = N + 1, \ldots, 2N$. If $f_i < f_j$, $p_i$ wins; otherwise, $p_j$ wins, and $p_i$ is replaced by $p_j$. After completing the competition process, select $N$ winners for the next generation, and let the individual with the minimum objective function in the winners be $p_1$.

Step 5. If the value $f_\Sigma$ converges to a minimum value, then let $g^* = p_1$ be the global optimum value and $g^* = [K_p^*, K_i^*, K_d^*]$ such that the OF performance index of the system is minimized. Otherwise, return to Step 3.
4. Simulation and Experimental Results

This section describes the proposed EP-based digital PID controller design for synchronizing Sprott circuits, which are the chaotic systems typically studied in the literature \[7, 8\]. Now consider the following Sprott circuits:

**Master:**

\[
\begin{align*}
\dot{x}_{m1} &= x_{m2}, \\
\dot{x}_{m2} &= x_{m3}, \\
\dot{x}_{m3} &= -1.2x_{m1} - x_{m2} - 0.6x_{m3} + 2 \cdot \text{sign}(x_{m1}).
\end{align*}
\]

(4.1)

**Slave:**

\[
\begin{align*}
\dot{x}_{s1} &= x_{s2}, \\
\dot{x}_{s2} &= x_{s3} + u(t), \\
\dot{x}_{s3} &= -1.2x_{s1} - x_{s2} - 0.6x_{s3} + 2 \cdot \text{sign}(x_{s1}),
\end{align*}
\]

(4.2)

where \(\dot{x}_m\) and \(\dot{x}_s\) denote the derivatives of \(x_m\) and \(x_s\), respectively, with respect to time \(t\). In this example, the initial conditions for master and slave are \([x_{m1}(0), x_{m2}(0), x_{m3}(0)] = [0.1\ 0.1 \ 0.1]\) and \([x_{s1}(0), x_{s2}(0), x_{s3}(0)] = [-1\ -1\ -1]\), respectively. Matlab and Simulink are used to solve the optimization problem \((P1)\), where \(N = 30\) and \(\beta = 0.001\). The proposed EP algorithm generates \(P_0 = [p_1, p_2, \ldots, p_{30}]\) according to the QRS. Several manipulations of the EP algorithm get the convergence curve of IAE value \textit{versus} iteration depicted in Figure 2.
Figure 4: Time responses using the EP-based PID controller. (a) $x_{m1}$ versus $x_{s1}$. (b) $x_{m2}$ versus $x_{s2}$. (c) $x_{m3}$ versus $x_{s3}$. (d) The error states $e_1$, $e_2$, $e_3$. (e) The control input. (The control $u(t)$ is activated at $t = 20$ sec.).
Figure 5: Electronic implementations of Sprott circuits. (a) master system; (b) slave system.
Figure 2 clearly shows that convergence occurs after about 170 iterations, and the final value of IAE is $f(g^*) = 0.7592$. The corresponding PID control gains are $g^* = [K_p^*, K_i^*, K_d^*] = [20 0.0018 20]$. Figure 3 also shows the $K_p$, $K_i$, and $K_d$ trajectories during the evolutionary procedure. Figure 4 shows the output response when using the resulting PID control gain $z^*$. The simulation results confirm that the EP algorithm and proposed PID controller effectively synchronize Sprott chaotic systems.

The proposed PID controller was then tested in an actual system. Figure 5 [8] shows the experimental results when (4.1) and (4.2) were applied in a circuit connected in a master/slave configuration. Figure 6 shows how the controller was implemented with Xilinx Spartan-3 FPGA and AD/DA converters and a 1289 kHz sampling rate. Figure 7 shows that the slave circuit response was synchronized to the master circuit response after the control was activated at $t = 20$ second. The experimental results of error dynamics in Figure 7(d) show the convergence to a very small synchronization error.

5. Conclusions

A simple and successful digital PID controller for an FPGA chip was proposed for using an evolutionary programming algorithm to synchronize two chaotic systems. The derived
Figure 7: Experimental results of synchronization. (a) $x_{m1}$ versus $x_{s1}$. (b) $x_{m2}$ versus $x_{s2}$. (c) $x_{m3}$ versus $x_{s3}$. (d) The error states $e_1, e_2, e_3$.

EP algorithm efficiently obtains the gains for three PID controllers by solving specified optimization problems. Moreover, the effectiveness of the proposed EP-based PID scheme was then demonstrated in a chaotic circuit system. The simulation and experimental results confirm that the proposed methods are effective and practical. Compared to existing methods of chaotic synchronization, the proposed FPGA-based optimal PID controller is not only effective, but also simple in terms of design and implementation.

Acknowledgment

The authors would like to thank Y.-C. Pu for his contribution to this paper.

References


Submit your manuscripts at
http://www.hindawi.com