Compact Wideband Antiparallel Diode Frequency Triplers Utilizing Planar Transitions

Wahab Mohyuddin, Kang Wook Kim, and Hyun Chul Choi

School of Electronics Engineering, Kyungpook National University, Sankyuk-dong, Buk-gu, Daegu 702-701, Republic of Korea

Correspondence should be addressed to Kang Wook Kim; kang.kim@ee.knu.ac.kr

Received 9 September 2014; Revised 5 December 2014; Accepted 6 December 2014

Academic Editor: Yuan Yao

Copyright © 2015 Wahab Mohyuddin et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Two designs of frequency triplers, which use planar transitions as baluns and an antiparallel diode pair to achieve wide bandwidth, are presented. The ultrawideband transitions are utilized for input and output impedance matching of the frequency triplers. The design process and operation principles are described in this paper. The implemented frequency triplers exhibit flat response over wide frequency range of 3 to 9 GHz. The proposed Type A frequency tripler shows conversion loss of $\sim 18$ dB with above 30 dB even harmonics suppression. With Type B frequency tripler, conversion loss of $\sim 17$ dB and above 25 dB even harmonic suppression are achieved.

1. Introduction

Increase in circuit operation frequency necessitates microwave signal sources with good power, stability, and low phase noise characteristics. Frequency multipliers are often utilized to obtain stable microwave frequencies by generating harmonics of stable lower frequency sources.

Diodes or transistors can easily be implemented to generate a second harmonic component (frequency doubler) by utilizing the nonlinear $I-V$ characteristic [1]. However, it is relatively difficult to design frequency triplers due to insufficient power to enhance the third harmonic frequency as compared to the fundamental and second harmonic frequencies.

In previous studies, triplers using diodes or transistors with compatible process of monolithic microwave integrated circuits (MMICs) [2–7] were frequently demonstrated. The commonly used techniques to generate the third harmonic include antiparallel diode pair [2, 3] and overdriven transistor [4, 5], which requires strong filtering process to remove unwanted harmonics. Some other techniques such as waveform shaping techniques [6], subharmonic mixers [7], and left-handed nonlinear transmission lines [8] were also utilized. When it comes to broad bandwidth and stability, however, the antiparallel diode (Schottky-barrier diode) triplers [2, 3], particularly passive diode triplers [3], have been well known for their integrated characteristics of broad bandwidth as compared with transistor [4, 5] and varactor triplers [8].

In this paper, two designs of planar wideband antiparallel diode frequency triplers utilizing ultrawideband transitions for phase inversion [9] are presented. The transitions, which act as baluns, are used as input and output matching structures of the proposed triplers with an antiparallel diode pair (APDP). The block diagram of the proposed frequency triplers is shown in Figure 1.

2. Design of Frequency Triplers

2.1. Type A Tripler. The layout of the proposed tripler of Type A is shown in Figure 2(a). For input and output matching of the proposed frequency tripler, the planar transitions as shown in Figure 2(b) were implemented following the design guideline by the authors’ group [9]. The transitions consist of transitional structures between microstrip line (MSL) and parallel stripline (PSL) and parallel stripline (PSL) and coplanar waveguide (CPW). The input/output transitions are almost symmetrical except for the phase inversion parts between PSL and CPW. To maximize frequency bandwidth,
Input transition (matching)  
Output transition (matching)

Figure 1: Block diagram of the proposed frequency triplers.

Figure 2: Proposed frequency tripler (Type A): (a) structure; (b) transition.

Table 1: Dimensions for frequency tripler transitions (unit: mil).

\[
\begin{array}{ccccccccc}
I_{ms} & I_{ps} & I_{cpw} & w_{ms} & w_{ps} & w_{cpw} & w_g & s_{gap} \\
50   & 220   & 50    & 18    & 24    & 20    & 20    & 5
\end{array}
\]

the characteristic impedance at each section of the proposed transition is sustained at 50 Ω. The dimensions of the proposed transitions are summarized in Table 1.

To explain the operation of the proposed Type A tripler, it is divided into three parts, that is, (1) MSL-PSL-CPW transition (before diodes), (2) antiparallel diode pair (APDP), and (3) CPW-PSL-MSL transition (after diodes).

First, a transition from MSL to PSL to CPW (A-A’ to F-F’) feeds the diodes mounted on the CPW section through its side conductors while the ground is provided at the center conductor. To have proper ground continuity from parallel stripline to CPW, a via hole is utilized to connect the ground conductor of the parallel stripline with the center strip of the CPW (see Figure 2). Figures 3(a) and 3(b) show electric field distributions of the transition at each cross section. In Figure 3(a), it can be observed that there is smooth transformation of electric field lines distributions from MSL (typically vertical) to PSL (typically vertical) and then to CPW (typically horizontal).

Second, the diodes are mounted at the CPW section in such a manner that they act as an antiparallel diode pair (APDP). The diodes are attached to each side conductor of the CPW, and the center conductor strip of the CPW serves as ground (see Figure 2(a)). The APDP works as to generate only odd harmonics while suppressing even harmonics. As described in [10, 11], the APDP formed by two identical diodes results in the creation of two different currents, that is, loop current \(i_c\) and total current \(i\), as illustrated in Figure 1.
This $i_c$ flows inside the loop of the antiparallel diodes and contains only even harmonics, thus ensuring the suppression of even harmonics, whereas the $i$ has only odd harmonics and flows toward the output.

Third, the output-side transition from CPW to PSL to MSL is utilized. The side conductors of the CPW smoothly transform into the ground plane of the parallel stripline using two via holes, and the center conductor of the CPW is converted into the top conductor of the parallel stripline with a sustained characteristic impedance of 50Ω. The parallel stripline is transformed into microstrip line by changing the width of the top conductor and bottom conductor, while...
smooth electric field transformation is obtained throughout the transition as shown in Figure 3(b).

2.2. Type B Tripler. The proposed tripler design of Type B uses asymmetric baluns. As shown in Figures 4(a) and 4(b), the input-side transition is the same as that in the Type A tripler, but the output-side balun (F-F’ to H-H’) is a broadband CPW-to-MSL transition without parallel stripline portion, which results in compact size [9]. The critical aspect of this transition is to provide smooth electric field line transformation from mostly horizontal (CPW) to mostly vertical (MSL) directions. The smooth field transformation between CPW and MSL is obtained by balanced shaping of the ground plane structure (G-G’), and ground continuity is ensured by two via holes positioned at the side conductors of the CPW. Figure 3(c) shows the smooth electric field line transformation of this transition. The characteristic impedance at each section of the transition is again maintained at 50 \( \Omega \) for the broadband matching.

2.3. Tripler Operation. The operation of the proposed triplers (Types A and B) is summarized as follows. When an RF signal is applied to the microstrip line, it passes through the parallel stripline, and then it is divided into the side conductors of the CPW with the center ground strip, which excites the diodes as an antiparallel diode pair. These paired diodes are turned on and off at every half cycle of the signal causing the generation of currents that contains only odd harmonics of the signal. The odd harmonic signals are excited at the center conductor of CPW, while transforming the side conductors into the ground. It is worthwhile to mention that the even harmonic components cannot travel through the center conductor of the CPW towards the output port. Likewise, the odd harmonics are unable to travel backwards into the input port because of the APDP and proper grounding. Hence the tripled signal is guided through the transitions towards the output port.

3. Implementation and Measurements

3.1. Implementation. For fabrication of the proposed frequency triplers (Types A and B), the Rogers RO4003 substrate with thickness of 8 mil and dielectric constant (\( \varepsilon_r \)) of 3.38 is used. The two diodes with a series resistance of \( R_s = 4 \, \Omega \) and a junction capacitance of \( C_{j0} = 0.02 \, pF \) (MA-COM MA4E1317) are used to make the APDP.

Figure 5 shows the top and bottom views of the fabricated Type A frequency tripler. The size of the fabricated tripler is 540 mil \( \times \) 250 mil. Also, the top and bottom views of the fabricated Type B frequency tripler are shown in Figure 6. The size of the fabricated Type B tripler is 300 mil \( \times \) 250 mil.

3.2. Simulation and Measurements. For nonlinear harmonic balance simulations of the frequency triplers, the AWR Microwave Office circuit simulator was used, and for 3D EM simulations of the planar transitions, the CST Microwave
Figure 6: Fabricated wideband frequency tripler (Type B): (a) top view and (b) bottom view. The dimension is 300 mil $\times$ 250 mil.

Figure 7: Simulated and measured performance of the Type A transition.

The simulated and measured performances of the ultra-wideband transition for Type A are compared in Figure 7. It is observed that transition possesses the insertion loss of average 1.2 dB as well as the return loss of greater than 10 dB over the wide frequency range of near DC to 20 GHz. Also, Figure 8 compares the simulated and measured performances of an ultrawideband transition [9] for Type B. The transition possesses the insertion loss of average 1.3 dB with the return loss of greater than 10 dB over the wide frequency range of near DC to 20 GHz.

The performance of the fabricated frequency triplers was measured with the spectrum analyzer and network analyzer. The RF input signal power was +15 dBm. Figure 9 shows the simulated and measured conversion loss of the fabricated Type A tripler. Also, output powers of the 2nd, 3rd, and 4th harmonics with respect to the output frequency are plotted. It can be seen that the tripler possesses the flat conversion loss of about 18 dB over the wide range of frequencies from 3 to 9 GHz. A small disagreement between the simulated and measured conversion loss might have occurred by using

Figure 8: Simulated and measured performance of the Type B transition.

Figure 9: Simulated and measured results of conversion loss and measured results of output powers with respect to output frequency (Type A tripler).
Table 2: Performance comparison of the frequency triplers.

<table>
<thead>
<tr>
<th></th>
<th>Tripler (Type A)</th>
<th>Tripler (Type B)</th>
<th>[8]</th>
<th>[12]</th>
<th>[13]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input freq. (GHz)</td>
<td>1–3</td>
<td>1–3</td>
<td>2.1–3.4</td>
<td>5.72–6.28</td>
<td>1.8–3</td>
</tr>
<tr>
<td>Input power (dBm)</td>
<td>15</td>
<td>15</td>
<td>25</td>
<td>5</td>
<td>11</td>
</tr>
<tr>
<td>Conversion loss (dB)</td>
<td>18.1–19.4</td>
<td>16.6–18.3</td>
<td>14.2–21.3</td>
<td>16.6–18.5</td>
<td>15</td>
</tr>
<tr>
<td>$P_{out,3}/P_{out,2}$ (dB)</td>
<td>30</td>
<td>25</td>
<td>8</td>
<td>44.6</td>
<td>55</td>
</tr>
<tr>
<td>Size (mm)</td>
<td>13.71 × 6.35</td>
<td>7.62 × 6.35</td>
<td>12 × 7</td>
<td>6.14 × 6.28</td>
<td>7.87 × 6.35</td>
</tr>
<tr>
<td>Nonlinear device</td>
<td>Schottky diode</td>
<td>Schottky diode</td>
<td>Varactor diode</td>
<td>Schottky diode</td>
<td>—</td>
</tr>
</tbody>
</table>

Figure 10: Simulated and measured results of conversion loss and measured results of output powers with respect to output frequency (Type B tripler).

The simulated and measured conversion loss of the fabricated Type B tripler are shown in Figure 10, along with the output powers of the 2nd, 3rd, and 4th harmonics with respect to the output frequency. It is observed that the tripler possesses the flat conversion loss of about 17.2 dB over the wide range of frequencies from 3 to 9 GHz. The output powers of the even harmonic components are again much lower as compared with the tripled signal power.

In order to estimate the influence of a metal structure on the tripler performance, simulations and measurements were also performed with a metal housing (shielding box). If the height of the shielding box is equal to or greater than 80 mil from each side of transitions, the simulated results of planar transitions did not change appreciably from those in Figures 7 and 8 for both Type A and Type B triplers. The performance measurements of the proposed triplers with a shielding box of 120 mil height from each side of the circuit validate the results shown in Figures 9 and 10.

Finally, a performance comparison of the proposed frequency triplers with the previously reported results is summarized in Table 2. It can be clearly seen that the proposed frequency triplers show competitive performance with wide bandwidth, high even harmonic suppression, and compact size.

4. Conclusion

Design procedure and operation principles of the two wide-band frequency triplers employing planar transitions are presented in this paper. High even harmonic suppression is achieved due to the use of the ultrawideband transitions and APDP, which helps to keep minimal filtering requirements. Due to wide bandwidth, the proposed triplers may find multiple applications in microwave communication systems where wide bandwidth is required.

Conflict of Interests

The authors declare that there is no conflict of interests regarding the publication of this paper.

Acknowledgment

This research was supported by the National R&D Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education, Science, and Technology (NRF-2012M1A7A1A02034753).

References


