Research Article

Design, Development, and Analysis of a Densely Packed 500x Concentrating Photovoltaic Cell Assembly on Insulated Metal Substrate

Leonardo Micheli, Nabin Sarmah, K. S. Reddy, Xichun Luo, and Tapas K. Mallick

1Environment and Sustainability Institute, University of Exeter, Penryn Campus, Penryn, Cornwall TR10 9FE, UK
2Department of Energy, Tezpur University, Tezpur, Assam 784 028, India
3Heat Transfer and Thermal Power Laboratory, Department of Mechanical Engineering, Indian Institute of Technology Madras, Chennai 600 036, India
4Department of Design, Manufacture and Engineering Management, Faculty of Engineering, University of Strathclyde, Glasgow G1 1XQ, UK

Correspondence should be addressed to Tapas K. Mallick; t.k.mallick@exeter.ac.uk

Received 14 May 2015; Accepted 28 July 2015

Academic Editor: Cheuk-Lam Ho

Copyright © 2015 Leonardo Micheli et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

The paper presents a novel densely packed assembly for high concentrating photovoltaic applications, designed to fit 125x primary and 4x secondary reflective optics. This assembly can accommodate 144 multijunction cells and is one of the most populated modules presented so far. Based on the thermal simulation results, an aluminum-based insulated metal substrate has been used as baseplate; this technology is commonly exploited for Light Emitting Diode applications, due to its optimal thermal management. The original outline of the conductive copper layer has been developed to minimize Joule losses by reducing the number of interconnections among the cells in series. Oversized Schottky diodes have been employed for bypassing purposes. The whole design fits the IPC-2221 requirements. The plate has been manufactured using standard electronic processes and then characterized through an indoor test and the results are here presented and commented on. The assembly achieves a fill factor above 80% and an efficiency of 29.4% at 500x, less than 2% lower than that of a single cell commercial receiver. The novel design of the conductive pattern is conceived to decrease the power losses and the deployment of an insulated metal substrate represents an improvement towards the awaited cost-cutting for high concentrating photovoltaic technologies.

1. Introduction

The basic idea behind the Concentrating Photovoltaics (CPV) is to reduce the cost of photovoltaic plants by replacing some of the expensive semiconductor material with a cheaper reflective or refractive material (such as a mirror or a lens) [1, 2]. This way the irradiance can be raised up to a few thousand times. The use of CPV contributes to reducing the materials and energy required for the fabrication of the PV cells [3], introducing a substantial benefit for the environment. Moreover, by decreasing the amount of photovoltaic material, the exploitation of more expensive and more efficient multijunction solar cells becomes cost-effective [4, 5].

These cells are particularly beneficial in systems achieving concentrations higher than 300 suns (high concentrating photovoltaic, HCPV) [6]. Multijunction cells are made of more than one semiconductive layer and those commercially available grant efficiencies between 37 and 42% [6], whereas a record efficiency of 46.0% has already been announced [7]. Multijunction cells are considered to be able to reach over 50% efficiencies in future terrestrial applications [8].

The IEEE defines a CPV receiver as “an assembly of one or more PV cells that accepts concentrated sunlight and incorporate the means for thermal and electric energy removal” [9]. The surface mounted components (such as cells, interconnectors, and diodes) are installed on the top
2 International Journal of Photoenergy

surface of a conductive layer. The electrically conductive layer is usually not self-supporting so it has to be placed over a dielectric surface that provides both mechanical support and electric insulation. Copper is the most convenient conductive material, due to its good compromise between cost and performance. A printed circuit board (PCB) is a laminated material bonded with heat cured flame retardant epoxy resin and clad on either one or both sides with copper. PCBs are widely used in electronics, because of their high flexibility and relatively low cost. The laminate materials are primarily chosen to grant a structural strength to the board, but electrical properties (i.e., dielectric constant and electrical strength) and environmental properties (thermal expansion, glass transition) also have to be considered. Usually the laminated material is a low thermal conductive fiberglass, but it can be replaced with a metal baseplate. This way, the thermal management of the system can be enhanced and the board is referred to as an insulated metal substrate (IMS). IMSs have been developed for being used in LED (Light Emitting Diodes) applications, and they show a heat transfer management similar to that needed by high concentrating photovoltaic technologies [10]. IMSs are considered to be the best choice in applications where specific designs are needed, no matter the required quantity [11]. For these reasons, HCPV assembly manufacturers’ interest in IMS technology is increasing [10, 12–14]. Mabille and his group [12] have demonstrated that when exposed to accelerated aging tests, IMSs behave similarly to the direct bonded copper (DBC) boards, the most expensive substrates [15, 16] and the most widely used substrates in HCPV applications to date [17–20].

Despite the fact that a number of HCPV modules have been presented in the literature [21–23], no reference has been found detailing their designing and development. This paper focuses instead on a new insulated metal substrate-based 144-cell assembly for 500x HCPV applications. The aim of the work has been to produce an efficient and innovative receiver, by introducing an original, scalable, low-resistance pattern for the conductive layer and by enhancing the thermal management through analytical investigations and simulations. After a brief description of the whole HCPV system where the presented assembly will be installed, the selection of the components is described. Particular care is given to prove the reliability of the substrate. Following, the design of the electrical circuitry is described and the predictions on the electrical losses are also reported. In conclusion, the results of the indoor characterization are detailed.

2. System and Components

2.1. The Concentrating Photovoltaic System’s Configuration. This work is carried out as part of the BioCPV project [24]. The objective of the project is to develop and to integrate highly efficient solar, biomass, and hydrogen energy technologies to produce noninterrupting power supplies to the rural communities. The assembly presented in this paper is a component to be used in the eight 500x HCPV units designed for this project. Each HCPV unit counts a primary concentrator and a receiver, as represented in Figure 1. The receiver consists of the reported 144-cell assembly, a 4x secondary concentrator and an active cooling system. The primary 125x and the secondary 4x optics result in an overall geometric concentration of 500x: a summary of the concentrator specifications is reported in Table 1.

The 125x primary concentrator is a parabolic dish with square opening and is made up of four sections to achieve an entry aperture area of 9 m2. The parabola has a focal length of 3.37 m and is truncated considering a rim angle of 20°. The 3 m × 3 m primary reflector focuses the light onto a 26.8 cm × 26.8 cm surface of the receiver. The secondary concentrator is made of 144 three-dimensional compound parabolic concentrators (CPCs) with a square 2 cm × 2 cm entrance aperture and a square 1 cm × 1 cm exit aperture. The CPCs are arranged in a 12 × 12 array and each CPC reflects the light on a single solar cell. A 10 mm length homogenizer is placed at the exit of each CPC in order to uniform the irradiation on the cells. In Figure 2, the cross-sectional view of a 12-CPC array and the cross-sectional view of a single CPC with homogenizer are presented.

Each plate is equipped with 144 cells and is rated at 2.6 kWp under standard test conditions at 500x. A continuous tracking system allows the plates to follow the Sun and the cells to work at their maximum power point. An active, water-based cooling system is being developed to control the temperature of each receiver of the plant [25].

2.2. Components

2.2.1. Solar Cells. A set of 3C40 cells, provided by AZUR SPACE [26], is used in this application. These devices are 1 cm² sized GaInP/GaAs/Ge cells with efficiencies up to 37.2% at 500x, optimized to work between 200x and 800x. These cells are designed to generate a 6.587 A short-circuit current at 500x, with an open circuit voltage of 3.170 V. At their maximum power point they are expected to work at 18.6 W. The active area sizes are 10 mm × 10 mm. Two 0.45 mm width Au/Ag finished tabs are used as negative pole and are placed on the front edges of the cell: in the ideal case, the current generated is equally distributed between them. The whole back of the cell works as positive pole.

2.2.2. Bypass Diodes. Bypass diodes are essential in any PV applications to reduce the power losses from a series when at least one cell is shadowed and, at the same time, to prevent damages to the shaded cell itself [27]. In regular operation, the diode is reverse-biased and, in this conditions, only a small amount of leakage current flows through it. The device turns on when the cell is shaded and, then, the current bypasses the cell, which would act as an impedance and flows through the low-resistance diode.

In concentrating photovoltaic systems, it has been demonstrated that the installation of one bypass diode per cell maximizes the performances [28]; this configuration is then applied to improve the outputs of the presented plate. The Vishay V10P4SS Schottky Rectifier is used in this assembly as it appears to be the best compromise between dimensions and performance. Schottky diodes are usually employed as bypass devices for multijunction cells: they have a lower forward voltage drop and, therefore, lower losses and lower
temperature while in bypass operation than the one of the silicon diodes. Their application is commonly considered practical, economical, and efficient [29]. The diodes are usually oversized to reduce the voltage drops and to reduce the risk of breakage: diodes can easily break when working closer to the maximum rating [30]. A safety factor of at least 1.5 is usually applied (Table 2) from companies in their commercial assemblies. In some application, safety factors can rise up to 10 to achieve a most conservative approach [30].

Taking into account the cell’s short-circuit current in the presented scheme (6.587 A), a 10 A Schottky diode grants an acceptable safety factor of 1.52. The peak repetitive reverse voltage is always higher than the cell voltage, even when a conservative safety factor is applied: the cell voltage is less than the 75% of the peak repetitive reverse voltage. Using two 10 A diodes would have enhanced the safety factor, but there is no space available to allocate them. The diodes applied in the systems are surface-mounted technologies, since they are cheaper than the discrete ones because they do not require any predrilled holes on the board [32].

3. The Substrate

The HCPV receivers are designed to maximize the extraction of electrical energy, to enhance the transfer of thermal energy, and to assure an adequate mechanical support. The choice of the geometry and the selection of the materials depend on many factors, such as the concentration and the cost, as well as the thermal management. In this case, the thermal behaviour of the substrate is taken into account: all the incoming energy that is not converted by the cells becomes heat and contribute to increasing the cell temperature. The PV cells are negatively affected by the increase in temperature, which cause drops in electrical efficiency and can lead to mechanical failures.

In this application, an active cooling is developed to dissipate the waste heat produced by the cell: the cell assembly is expected to be designed to optimize the heat transfer from the cell to the cooler. The most of the waste heat is removed from the cell by conduction [33]; the order and the properties of the materials of the substrate have to be opportunely designed to enhance the heat transfer towards the cooling system. For this reason, the conductive heat transfer of the cell assembly is modelled using the COMSOL’s “Heat Transfer in Solids” module, in order to predict the thermal behaviour of the system. The equations used in the simulation are reported in the next paragraph.

3.1. The Thermal Model: Equations and Conditions. The stationary pure conductive heat transfer equation is used to model the heat exchange between solids. The heat flux depends on the conductivity of the material ($k$) and on the temperature gradient between the opposite surfaces ($\nabla T$).

The conduction heat flux vector ($q$) can be written as follows [34]:

$$ q = -k \cdot \nabla T. $$

(1)

The heat transfer in solids can be expressed through Fourier’s law [34, 35]:

$$ \rho_D \cdot c_p \cdot \frac{dT}{dt} = Q'_v + k \cdot \nabla^2 T, $$

(2)

where $\rho_D$ is the density, $c_p$ the specific heat capacity, $t$ the time, and $Q'_v$ the volumetric rate of heat generated. $\nabla^2$ is the
Laplace operator and \( k \cdot \nabla^2 T \) expresses the heat fluxes in the three dimensions of an isotropic medium [36]. In Cartesian coordinates it is reported in the following form:

\[
\nabla^2 T = \frac{\partial^2 T}{\partial x^2} + \frac{\partial^2 T}{\partial y^2} + \frac{\partial^2 T}{\partial z^2}.
\]  

(3)

The steady-state temperature is not dependent on time and, then, \( \frac{\partial T}{\partial t} = 0 \). So (2) reduces to the Poisson equation [34]:

\[
Q'_e = -k \cdot \nabla^2 T.\]

(4)

Taking into consideration the number of cells on the plate \((N_{\text{cell}})\) and the volume of each cell \((V_{\text{cell}})\), the heat produced by all the cells of the receiver \((Q)\) can be expressed as

\[
Q = Q'_e \cdot V_{\text{cell}} \cdot N_{\text{cell}}.
\]

(5)

Some boundary conditions are set. All the media-facing surfaces are thermally insulated (6), with the exception of the backside of the prototype. A convective heat flux is introduced on the back surface of the heat sink to model the action of the cooling system or of the natural convection. Equation (7), based on Newton’s law of cooling [36], explains how this condition is modelled, taking into account the difference in temperature between the surrounding media and the surfaces of the board (\( T_{\text{amb}} \) and \( T_s \), resp.) and requiring in input the value of the heat transfer coefficient \((h)\). This parameter describes the thermal properties of the convective exchange between a surface and the surrounding media and is influenced by different conditions such as the geometry of the surface and the properties and the motion of the fluid [37]. The solder paste and the thermal interface materials are modelled as thin thermally resistive layers. The heat fluxes across these layers are described in (8) and (9), where the \( u \) and \( d \) subscripts refer, respectively, to the upside and the downside of the layer. For thermally resistive layers, only the thermal conductivity \((k_{\text{cell}})\) and the thickness \((t_{\text{cell}})\) are required in input. Consider

\[
q = 0
\]

(6)

\[
q = h \cdot (T_s - T_{\text{amb}})
\]

(7)

3.2. Receiver Geometry and Substrate. In the first approach, a single-cell geometry is reproduced in the software environment (Figure 3): the solar cell (CC) is placed onto the copper layer (CuL), which is accommodated onto a 21 mm \( \times \) 21 mm heat sink through a dielectric layer. The interconnectors (IC) are modelled as 0.025 mm thick silver tabs. The diode (Ds) is not considered in these thermal investigations, due to the small current flowing through it when the system is in operation. In this investigation, the copper pattern is inspired by the design of the commercial AZUR SPACE assembly, and the densely packed design is obtained by repeating the conductive patterns on the large aluminum board.

The simulations are conducted to predict the steady-state thermal behaviour of the receiver. Three different substrates are considered: a printed circuit board (PCB), a direct bonded copper (DBC), and an insulated metal substrate (IMS). The thicknesses of the layers are established on the basis of the commercially available products or references and are reported in Table 3.

Table 2: Comparison of the safety factors used by HCPV industries and in the developed system.

<table>
<thead>
<tr>
<th>Company</th>
<th>Cell dimensions ([\text{mm} \times \text{mm}])</th>
<th>Max CR ([\times])</th>
<th>Max cell current ([\text{A}])</th>
<th>Number of diodes per cell</th>
<th>Maximum forward current per diode ([\text{A}])</th>
<th>Safety factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>AZUR SPACE [17]</td>
<td>10 ( \times ) 10</td>
<td>1000</td>
<td>13.088</td>
<td>2</td>
<td>10</td>
<td>1.53</td>
</tr>
<tr>
<td>Emcore [19]</td>
<td>5 ( \times ) 5</td>
<td>1000</td>
<td>4.4</td>
<td>1</td>
<td>10</td>
<td>2.23</td>
</tr>
<tr>
<td>Spectrolab [18]</td>
<td>10 ( \times ) 10</td>
<td>500</td>
<td>6.95</td>
<td>1</td>
<td>12</td>
<td>1.73</td>
</tr>
<tr>
<td></td>
<td>5.5 ( \times ) 5.5</td>
<td>500</td>
<td>2</td>
<td>1</td>
<td>10</td>
<td>5.00</td>
</tr>
<tr>
<td>Ergonsolar [31]</td>
<td>7 ( \times ) 7</td>
<td>500</td>
<td>4.5</td>
<td>1</td>
<td>10</td>
<td>2.22</td>
</tr>
<tr>
<td>University of Exeter</td>
<td>10 ( \times ) 10</td>
<td>500</td>
<td>6.587</td>
<td>1</td>
<td>10</td>
<td>1.71</td>
</tr>
</tbody>
</table>

\[
q_u = -k_u \cdot \nabla T_u = -k_{\text{cell}} \cdot \frac{(T_u - T_{\text{amb}})}{t_{\text{cell}}}
\]

(8)

\[
q_d = -k_d \cdot \nabla T_d = -k_{\text{cell}} \cdot \frac{(T_d - T_{\text{amb}})}{t_{\text{cell}}}.
\]

(9)
Table 3: Thicknesses and materials for the modelled substrates.

<table>
<thead>
<tr>
<th>Layer</th>
<th>PCB</th>
<th>DBC</th>
<th>IMS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interconnectors</td>
<td>0.025 mm Ag</td>
<td>0.025 mm Ag</td>
<td>0.025 mm Ag</td>
</tr>
<tr>
<td>Cell</td>
<td>0.190 mm Ge</td>
<td>0.190 mm Ge</td>
<td>0.190 mm Ge</td>
</tr>
<tr>
<td>Solder paste</td>
<td>0.125 mm solder</td>
<td>0.125 mm solder</td>
<td>0.125 mm solder</td>
</tr>
<tr>
<td>Conductive layer</td>
<td>0.035 mm Cu</td>
<td>0.30 mm Cu</td>
<td>0.035 mm Cu</td>
</tr>
<tr>
<td>Dielectric</td>
<td>4.5 µm marble resin</td>
<td>0.63 mm AlN</td>
<td>4.5 µm marble resin</td>
</tr>
<tr>
<td>Heat sink</td>
<td>1.6 mm FR-4</td>
<td>0.30 mm Cu</td>
<td>1.6 mm Al</td>
</tr>
<tr>
<td>Reference</td>
<td>[38]</td>
<td>[39]</td>
<td>[40]</td>
</tr>
</tbody>
</table>

Table 4: Properties of materials (materials marked with * are COMSOL built-in materials).

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Aluminum nitride</td>
<td>285</td>
<td>3260</td>
<td>740</td>
</tr>
<tr>
<td>Aluminum*</td>
<td>160</td>
<td>2700</td>
<td>900</td>
</tr>
<tr>
<td>Copper*</td>
<td>400</td>
<td>8700</td>
<td>385</td>
</tr>
<tr>
<td>FR-4</td>
<td>1.7</td>
<td>1850</td>
<td>600</td>
</tr>
<tr>
<td>Germanium</td>
<td>60</td>
<td>5323</td>
<td>320</td>
</tr>
</tbody>
</table>

Table 5: Conductivity and thickness of the thermally resistive layers.

<table>
<thead>
<tr>
<th>Materials</th>
<th>Thermal conductivity [W/Km]</th>
<th>Thickness [mm]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Marble resin</td>
<td>3.0</td>
<td>0.0045</td>
</tr>
<tr>
<td>Solder paste</td>
<td>4.5</td>
<td>0.1250</td>
</tr>
</tbody>
</table>

HCPV receiver should have a thermal resistance lower than $10^{-4}$ Km²/W. Taking into account this value, the behavior of the three substrates was reported in [38]. The investigation predicted a maximum cell temperature ranging between 30 and 32°C for DBC and IMS, whereas the PCB was found to achieve nonacceptable peak temperatures. The values obtained by the model are below the HCPV cell operating temperature range [42, 43]. For this reason, in the present work, a lower thermal resistance is considered for a more realistic model.

The following simulations are conducted taking into account the Concentrator Standard Test Conditions (CSTCs) [44]: a 1000 W/m² DNI and an ambient temperature of 25°C. The cell is modelled as a heat source: considering the AZUR SPACE 3C40C cell’s peak-efficiency of 37.2% at 500x and an optical efficiency of 85%, an overall heat production of 26.7 W/cm² is predicted. The heat sink generally works at temperatures up to 25°C lower than that of the cell [45]: considering a max cell temperature of 100°C, the heat sink should not overtake temperatures of 75°C.

The minimum resistance per mass unit is then given as follows [41]:

$$R^* = \frac{A \cdot \Delta T}{Q_{cell}},$$

where $A$ is the area of the thermal exchanging surface, $\Delta T$ is the temperature difference between the heat sink and the ambient, and $Q_{cell}$ is the heat produced by the cell. Considering that all the heat produced by the cell would reach the heat sink, a single-cell receiver with a 21 mm ×
21 mm surface would require a minimum resistance of about 1250 Km²/W. For this reason, this value is then introduced in the model to simulate the action of the cooling system. This second investigation confirmed that DBC and IMS behaved similarly in terms of heat removal, even in presence of a less performing cooler. The DBC achieved a maximum cell temperature of 75.6°C (Figure 5), whereas the IMS reached 73.8°C (Figure 6). In these conditions, instead, the temperature of a HCPV cell mounted on a PCB would overtake 200°C (Figure 4).

3.4. Full Scale Simulation. Similarly, a full scale simulation of the IMS-based receiver is conducted. A surface of 21 mm × 21 mm is left around of each cell. Each secondary concentrator requires a 20 mm × 20 mm entry aperture to achieve a 4x concentration on a 10 mm × 10 mm cell. Moreover, the thickness of the optics’ walls (1 mm) needs to be considered, leading the total area to 21 mm × 21 mm. In addition, a minimum of 2 mm tolerance is required on each side of the substrate and, on one of the sides, 8 mm is added to allocate the terminal tabs used for current extraction. Taking into account these values, an aluminum board sized 255.0 mm × 262.5 mm is designed.

The simulation predicts the thermal response of the assembly and proves the ability to remove the waste heat even in a densely packed configuration. The results are shown in Figures 7 and 8: the first image reports the distribution of the temperature across the plate and the second one presents the temperature contours. The final maximum temperature is similar to that reached in the single-cell simulation: 76.5°C. This means that the large IMS can well perform when coupled to an appropriate cooling system: the plate is able to remove the heat from the cells to let the system work at steady-state in a suitable operating temperature range.

A maximum difference of temperature of 14°C is registered among the cells installed in the assembly; the minimum temperature, achieved by the cells on the edge, is due to the 1 cm room left on one side of the board to allocate the tabs for current extraction. Unfortunately, it is not possible to reduce that space and, on the other hand, adding the same room in the other edges will increase the temperature gradient, without any positive effect on the system's performance.

In order to predict the behaviour of the system under a wider range of conditions, the system is then tested under the worst case conditions, when all the concentrated sunlight is converted into heat. In this case, the cell’s efficiency is considered to fall to 0%; the heat production then rises to 42.5 W/cm² and a maximum cell’s temperature of 150°C can be allowed [26]. As shown in Figures 9 and 10, the insulated metal substrate is able to successfully handle the large amount of heat: the cells are expected to achieve a maximum temperature of 115°C.

4. The Conductive Layer

The design of the electrical circuit is developed to allocate all the components, to have a high efficiency, and to be easy to realize. In order to enhance the performances, the same copper plate is used to directly connect the negative pad of the cell with the positive one of the following cell. This way, the number of connections is reduced, limiting the contact resistances. To facilitate the manufacturing, the whole copper pattern is designed to be made of only few shapes, periodically repeated in the space to obtain the final drawing.

The pattern is realized taking into account the requirements and the restrictions of the optical geometries and the recommendations of the standards, which are listed in the next section. In the designing stage, AutoCAD is used to check the matching between the receiver’s geometry and the optics systems restrictions. A symbolic representation of the HCPV key components is shown in Figure 11: the same symbols are used in all the drawings reported in the present paper.

4.1. The IPC Standards Restrictions. The design is drawn up according to the IPC-2221 Generic Standards on Printed
Board Design [46], produced by the Association Connecting Electronics Industries. A 70 μm thick copper is considered for this application; the most common 35 μm thickness is not enough to safely carry the nominal currents in the restricted volumes available in HCPV. In order to limit the increase in temperature due to the Joule losses to less than 5°C, the minimum 70 μm thick copper widths have to be equal to or larger than 1.17 mm (Figure 12(a)) where a maximum short-circuit current of 3.293 A is expected to flow and larger than 3.05 mm (Figure 12(b)) where the short-circuit current can rise up to 6.587 A. Table 6 shows the minimum width required for a 70 μm thick copper plate depending on the conductor's temperature and on the maximum current flowing into it. In the proposed designs, a 10% tolerance and the effects of the thermal expansion are considered as well and the minimum widths are increased accordingly.

Across the plate, adjacent copper shapes face various voltages while in operation. In conditions of open circuit at 500x, the negative pads of two consecutive cells face a difference up to 3.17 V. The ends of two consecutive rows meet a maximum difference of 76.08 V. The largest voltage difference is the one registered between the last pad of one series and the first one of the other one; there, the shapes face a maximum difference of 228.24 V. The standards strike out clearly the required electrical clearance between DC external coated conductors: 0.13 mm for any voltages lower than 100 V and 0.40 mm for voltages up to 300 V.

4.2. The Electrical Circuitry Pattern. The copper pattern is built to allocate two series of 72 cells each: each series is expected to produce 6.440 A at about 208 V at the maximum power point. A 4.5 μm thick layer of marble resin is used to bond the aluminum substrate and the conductors. It works as a dielectric as well and has to be able to face a maximum open circuit voltage of 230 V per series. It is a DC dielectric strength of $60 \cdot 10^3$ V/mm, which means that it is able to support maximum voltages of 270 V.
Figure 7: Front view (a) and lateral view (b) of the temperature distribution of the full scaled board in °C. Max. cell’s temperature: 76.5°C. Min. cell’s temperature: 62.5°C.

Figure 8: Front view (a) and lateral view (b) of the isothermal contours in the assembly of the full scaled board in °C.

Table 6: Minimum width (in mm) of the 70 μm thick copper, for ambient temperature of 25°C, depending on current and copper’s temperature (according to the IPC-2221 Standards).

<table>
<thead>
<tr>
<th>Current versus temperature increase</th>
<th>3°C</th>
<th>4°C</th>
<th>5°C</th>
<th>15°C</th>
<th>25°C</th>
<th>35°C</th>
<th>45°C</th>
<th>55°C</th>
<th>65°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.5870 A</td>
<td>4.26</td>
<td>3.58</td>
<td>3.12</td>
<td>1.60</td>
<td>1.18</td>
<td>0.96</td>
<td>0.82</td>
<td>0.73</td>
<td>0.66</td>
</tr>
<tr>
<td>3.2935 A</td>
<td>1.64</td>
<td>1.37</td>
<td>1.20</td>
<td>0.62</td>
<td>0.45</td>
<td>0.37</td>
<td>0.32</td>
<td>0.28</td>
<td>0.25</td>
</tr>
</tbody>
</table>
Figure 9: Front view (a) and lateral view (b) of the temperature distribution of the full scaled board in the worst case conditions in °C. Max. cell’s temperature: 115.6°C. Min. cell’s temperature: 91.9°C.

Figure 10: Front view (a) and lateral view (b) of the isothermal contours of the full scaled board in the worst case conditions in °C.
Figure 11: Key of the components schematics: (a) diode, (b) bare cell, and (c) cell with front interconnectors.

Figure 12: Current distribution across the C2 copper shape. The dimensions are in mm.

Figure 13: Components distribution across the 21 mm × 21 mm surface, delimited by the red square.

In the designing stage AutoCAD is used in order to check the matching between the receiver’s geometry and the optics systems restrictions. The main challenge is to fit all the components in the available space. A 4x secondary system is placed above the plate: this means that the surface available to allocate the cell, the diode, the interconnectors, and the conductive layers, inclusive of the clearances, is four times larger than the cell’s active area (10 mm × 10 mm). The edges of the optics structure have a thickness of a 1 mm; the available surface rises then up to 21 mm × 21 mm and it is marked by the red square in Figure 13.

The geometry, shown in Figure 14, is specifically developed to fit the original 500x optical system, but it can be easily adapted to fit different set of optics. The design is based on four simple shapes (Figure 15), named C1, C2, C3, and C4 [47]. The full scale plate is obtained through the appropriate repetition of these shapes on the conductive layer.

The large, 144-cell conductive layer is composed of 146 copper elements, opportunely etched on the substrate, as shown in Figure 16. C2 is repeated 132 times. C3 recurs 10 times: it is used at the end of each row, excepted for the start and the end of each series, where C1 and C4 are, respectively, placed. C1 and C4 are then present twice each on the 144-cell plate, respectively, at the positive and the negative ends of each series. The two series are named A and B.

4.3. Features of the New Design. In any electronic application, interconnectors represent one of the weakest points, because of the high electrical contact resistance and the fragility of the bonding. The original design of the copper pattern designed in this work has only one set of interconnections between adjacent cells: one shape of copper is used both as landing surface for the interconnectors coming from the negative pole of the adjacent cell and as mounting pad for the positive pole of the adjacent cell. This approach allows lowering the electrical resistance of the circuit and, thus, the electrical losses.

A second feature of the design is the scalability: it can be easily adapted to allocate a different number of cells. Opportunely combining the copper shapes, it is possible to create less or more populated arrays of aligned cells. In the present work, the design has been used to produce several single-cell receivers, a 16-cell receiver [38], and the presented 144-cell receiver.

4.4. Thermal Expansion Analysis. An investigation about the effects of the thermal expansion is sorted out, in order to prevent problems due to the high temperatures involved. The plate is designed and manufactured at a room temperature of 25°C. In case failures, the system can face temperature up to 150°C. The maximum thermal expansion is then
calculated between these two extreme temperatures: a maximum difference of temperature ($\Delta T_{cu}$) of 125°C is considered.

Copper has a coefficient of thermal expansion ($\alpha_L$) of 17 ppm/°C and the maximum dimension ($L$) in the presented design is 20.5 mm. According to the standard equation for the linear thermal expansion (II), the maximum expected deformation ($\Delta L$) due to the temperature is 0.00435 mm. The linear thermal expansion equation is expressed as

$$\frac{\Delta L}{L} = \alpha_L \cdot \Delta T_{cu}. \tag{11}$$

Considering the expansion of both the copper shapes facing a gap, a decrease in distance of about 0.01 mm will still maintain the gap above the minimum value recommended by the standards (0.4 mm).

### 4.5. Top Interconnections

#### 4.5.1. Wire Bonding Technology

Wire bonding is used to interconnect the front of the cell with the conductive layer. It is a standard process in electronics and is considered to be extremely reliable after the introduction of automatic wire bonding, low temperature bonding processes, and effective pad cleaning methods [48]. Either gold or aluminium wires are generally used. Copper wires have been developed and are gaining much attention but are not yet capillary available. In our application, 32 μm thick aluminium wires were bonded, because of the higher mechanical strength of aluminium, the lower temperature required for the bonding process, and the lower cost compared to gold.

#### 4.5.2. System Sizing

The approach suggested by Shah [49] is considered to dimension the wire bonding interconnections.
of the receiver. Shah based his method on the principle that at steady-state all the heat produced by the Joule losses ($Q_g$) on the wires need to be removed (12). This procedure is centered on the conservative assumption that the heat is dissipated only through thermal conductivity: the amount of heat removed through the wire ($Q_r$) has to equalize $Q_g$. In the present case, the amount of heat generated on the wire (13) is directly proportional to the square of the current flowing through the wire itself ($I_w$), with the proportion given by the electrical resistance of aluminum ($R_{Al}$). Consider

\[
Q_g = Q_r \quad (12)
\]

\[
Q_g = I_w^2 \cdot R_{Al} \quad (13)
\]
The amount of heat removed by the wire can be estimated through the equation of the heat transfer by conduction, given as

$$Q_w = k_{Al} \cdot A_w \cdot (\Delta T_w) / l_w,$$

(14)

where $k_{Al}$ represents the thermal conductivity of aluminum, $A_w$ and $l_w$ are, respectively, the sectional area and the length of the wire, and $\Delta T_w$ indicates the difference of temperature between the two ends of the wire.

The electrical resistance depends on the electrical resistivity of the material ($\rho_{Al}$) and the length and the cross-sectional area of the conductor. Applying the definition of electrical resistance (15), and considering the circular section of the wire, Shah [49] obtained (16); it can be used to determine the maximum ($I_w$) current allowed to flow through one $D$-sized wire. Consider

$$R_{Al} = \rho_{Al} / A_w,$$

(15)

$$I_w = \frac{\pi}{4} \cdot D_w^2 / l_w \cdot \sqrt{k_{Al} \cdot (\Delta T_w) / \rho_{Al}}.$$

(16)

The current generated by the cell ($I_c$) can be distributed on different wires. The minimum number of wires needed to carry it safely ($N_w$) can be established through the ratio between the total amount of current and the maximum current per wire:

$$N_w \geq \frac{I_c}{I_w}.$$

(17)

Aluminum has a thermal conductivity of 205 W/mK and an electrical resistivity of 2.82 $\times$ 10$^{-8}$ $\Omega$m. Standard aluminum wires are used in this application; their diameter is 32 $\mu$m. The distance between the front contacts on the cell and the landing pads on the copper is 2 mm and corresponds to the length of the wire. Considering a difference of temperature of about 15°C between the two terminals of a wire, a number of 50 wires are needed to carry 6.587 A.

4.5.3. Safety Factor. In the fabrication of the cell receiver, 70 wires per cell are bonded, applying then a safety factor of about 1.4. This factor can be judged as low, but it is safe enough if the already conservative approach used for sizing is considered. Anyway, the surplus of wires is installed to overtake two issues that can occur during manufacturing and in operation: wire bond nonsticks and nonuniform current generation. Some contamination on the dies from the soldering process causes some wire bond nonsticks, like those shown in Figure 17. In the present system, the 3.75% of the connections are found to be faulty; this means that almost 3 wires per cell are missing, out of 70. A peak of 14 missing wires per cell is counted, with a maximum of 10 wrong connections per cell’s side. The surplus of bonded wires prevents the system from dangerous overcurrents. Furthermore, the excess of wires allows the system to face any potential nonuniformity in current generation due to nonhomogeneous light distribution onto the cell’s surface. Under a nonuniform illumination the cell operates locally at higher irradiance and, thus, generates higher currents [50, 51]. A larger number of interconnections will help to distribute any surplus of current, in order not to overload some of the wires in case of nonuniform illumination.

4.6. Ohmic Losses. The plate is designed to work at a peak power of 2.678 kW$_p$; this is the expected output from 144 cells working at the maximum power point under 500x at 25°C. An analytical investigation is sorted out to determine the Ohmic losses: some electrical energy is wasted in the copper circuit and some is lost in the interconnectors. These two cases are separately studied, in order to understand the effect of the interconnections on the performances of the system. The 144-cell copper pattern is made of 146 copper components, with a common thickness of 70 $\mu$m. The power losses are calculated for each copper shape, as reported in Table 7, taking into account the current flowing in the different portions of each shape. Considering an electrical resistivity of 1.62 $\times$ 10$^{-8}$ $\Omega$m for copper, a loss of 10.50 W$_e$ is estimated while in operation. This value represents about 0.4% of the whole power output.

70 aluminum wires are installed on each cell, to transfer a current of 6.440 A at the maximum power point. Taking into account an electrical resistivity of 2.82 $\times$ 10$^{-8}$ $\Omega$m, about 0.063 W$_e$ are going to be wasted on each cell and, then, about 9.00 W$_e$ are lost on each plate (0.34% of the power output). In the presented plate, an average number of 3 wires are missing on each cell; this raises the power losses to about 9.40 W$_e$, with an increase of 4.5% compared to the ideal case. It is interesting to highlight that the interconnectors are causes of almost half of the Joule losses on the plate. The wires are designed to operate safely when up to 20 of them fail on each cell. If only 50 wires are working on each cell, the power loss rises to 12.60 W$_e$ (+40% compared to the 70-wire case).

The losses might be decreased by using materials with higher electrical conductivity: 70 gold wires per cell and 70 copper wires per cell would drop the losses per plate, respectively, to 7.80 W$_e$ (−12%) and 2.68 W$_e$ (−70%). Out of a designed peak power of 2.678 kW$_p$, a net power output of 2.658 kW$_p$ is expected to be obtained by the plate.

5. Fabrication and Analysis of the 144-Cell HCPV Assembly

The 262.5 mm × 255.0 mm IMS plate is designed to accommodate 144 cells, and to fit the 4x secondary concentrators as described earlier (Figure 18). The IMS has a 2.003 mm thick 5052 aluminum baseplate and a 70 $\mu$m thick copper layer, bonded together with a 4.5 $\mu$m thick marble resin. Aluminum is chosen due to its good thermal performances and its lower price than copper [52]. The whole board is produced and populated through standard electronic processes.

5.1. Indoor Characterization. The plate is tested in a WACOM WX5-300S-50 solar simulator, in order to verify the lack of faulty connections or of short-circuits that can happen in the manufacturing operation and to check the components.
Table 7: Power losses breakdown in the conductive pattern.

<table>
<thead>
<tr>
<th>Component code</th>
<th>Geometry</th>
<th>Power losses per piece [W]</th>
<th>Number of repetition in 144-cell design</th>
<th>Total power losses [W]</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td></td>
<td>0.013</td>
<td>2</td>
<td>0.026</td>
</tr>
<tr>
<td>C2</td>
<td></td>
<td>0.077</td>
<td>132</td>
<td>10.202</td>
</tr>
<tr>
<td>C3</td>
<td></td>
<td>0.014</td>
<td>10</td>
<td>0.140</td>
</tr>
<tr>
<td>C4</td>
<td></td>
<td>0.067</td>
<td>2</td>
<td>0.134</td>
</tr>
</tbody>
</table>

This device is a class AAA simulator, equipped with one xenon short arc lamp. The simulator is able to provide a continuous irradiance of 1000 W/m² at AM1.5, distributed over an area of 30 cm × 30 cm. Due to the dimensions of the plate, only a 1x indoor characterization is possible. The plate is tested at DNI 1000 W/m², AM1.5, and 28°C. For comparison purposes, a 3C40A assembly produced by AZUR SPACE [17] is also tested in the same conditions. The 3C40A is a single-cell assembly equipped with a 3C40C cell, the same used in the plates presented in this paper. It is based on a DBC substrate and equipped with two diodes. The measured I-V curves are shown in Figure 19; the two series of the boards are separately characterized and therefore named A and B (Figure 16), because the I-V tracer cannot work with voltages higher than 300 V. In this study, it is not possible to vary the irradiance, because of the impossibility for the I-V tracer to measure at the same time currents lower than 10 mA and voltages higher than 30 V [53].

A short-circuit current of 11.6 mA is measured and open circuit voltages of 181 V and 180 V are recorded for the two cell’s series on the assembly. The discrepancy in the voltage outputs might be due to the hand-placement of the components and to the solder paste contamination found during the wire bonding. The fill factor ranges between 80.3% and 80.9%. The high values of fill factor prove a low series resistance in the board, whereas the shape of the IV curve means that the fabrication has been properly realized: the lack of steps in the curve is due to the good connections and to the absence of mismatches between the cells.

The measured outputs, shown in Table 8, are compared with those of the AZUR SPACE’s 3C40A single-cell assembly tested in the same conditions. The average outputs of each cell of the large cell assembly are calculated; the IV curves are compared in Figure 20.

For a better prediction, the measured values are refined to simulate a full scale characterization. In the following numerical investigation, the values of the series A are considered: an average open circuit voltage of 2.50 V per cell is generated. The equations reported in [54] are used to estimate the performance of the cell assembly at the designed 500x concentrations. The intensity of the current (I) at any concentration (X) can be estimated as

\[ I(X) = X \cdot I(X = 1). \] (18)
Table 8: Electrical outputs per cell of the two series of the produced cell assembly, compared with those of the commercial 3C40A assembly, under AM1.5, 1000 W/m², at 28°C.

<table>
<thead>
<tr>
<th>Assembly</th>
<th>Number of cells</th>
<th>$I_{sc}$ [mA]</th>
<th>$V_{oc}$ per cell [V]</th>
<th>$P_{MPP}$ per cell [mW]</th>
<th>$I_{MPP}$ [mA]</th>
<th>$V_{MPP}$ per cell [V]</th>
<th>F.F.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Series A</td>
<td>72</td>
<td>11.57</td>
<td>2.50</td>
<td>23.58</td>
<td>10.31</td>
<td>2.29</td>
<td>0.814</td>
</tr>
<tr>
<td>Series B</td>
<td>72</td>
<td>11.59</td>
<td>2.51</td>
<td>23.38</td>
<td>10.32</td>
<td>2.26</td>
<td>0.801</td>
</tr>
<tr>
<td>3C40A</td>
<td>1</td>
<td>12.11</td>
<td>2.58</td>
<td>25.64</td>
<td>11.00</td>
<td>2.33</td>
<td>0.820</td>
</tr>
</tbody>
</table>

Table 9: Refined electrical outputs of the two series of the produced cell assembly, compared with those of the commercial 3C40A assembly for a concentration of 500x under AM1.5, 1000 W/m², at 25°C.

<table>
<thead>
<tr>
<th></th>
<th>$I_{sc}$ (500x) [A]</th>
<th>$V_{oc-cell}$ (500x) [V]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Series A</td>
<td>5.77</td>
<td>3.08</td>
</tr>
<tr>
<td>Series B</td>
<td>5.78</td>
<td>3.09</td>
</tr>
<tr>
<td>3C40A</td>
<td>6.04</td>
<td>3.16</td>
</tr>
</tbody>
</table>

Figure 18: The cell assembly populated with cells (CC), interconnectors (IC), diodes (D), and terminal tabs.

The voltage ($V$) can instead be obtained according to

$$V(X) = V(X = 1) + \frac{n \cdot k_B \cdot T}{q_{el}} \ln(0.95) - I(X) \cdot R_s,$$

(19)

where $n$ is the ideality factor, $k_B$ is the Boltzmann's constant ($1.38 \cdot 10^{-23}$ J/K), $T$ is the cell's temperature, $q_{el}$ is the elementary charge ($1.60 \cdot 10^{-19}$ C), and $R_s$ is the series resistance of the circuit. An average ideality factor of 3.5 is considered [54]. The measurements are conducted at a temperature of 28°C, 3 degrees more than the standard one. For this reason, the values obtained by (18) and (19) have to be corrected according to the temperature coefficients reported in the cell’s datasheet [26]. $R_s$ is calculated as described in Section 4.6.

A minimum short-circuit current of 5.77 A and an average open circuit voltage per cell of 3.08 V are predicted at 500x, under CSTCs (Table 9). The current and the voltage measured for the large receiver are, respectively, 4.80% and 2.06% lower than those obtained for the commercial single-cell assembly under the same conditions [55]. This discrepancy can be justified by the difference in the cell’s number between the 144-cell plate and the single-cell receiver and by a potential nonuniformity in the solar simulator irradiance, which would affect only the larger assembly.

In a similar way, the maximum power point values can be predicted. At 500x, each cell is expected to work at a maximum power point power of 14.7 W, achieving, under 1000 W/m² DNI, an efficiency of 29.4%. The commercial...
assembly instead reaches an efficiency of 31.9%. The difference between the two efficiencies might be due to the dimensions of the tested boards.

The cell’s datasheet reports a peak efficiency of 37.2% at 500x, under standard test conditions. The characterization has been conducted at one sun, instead of at full 500x scale: the cells are designed to work at high concentrations, so they are expected to differently behave at one sun [56]. In particular, the cells used in this application are optimized for concentrations ranging between 300 and 500 suns [26]: the lack of concentration leads to a reduction in efficiency. For this reason, higher cell’s efficiencies are expected to be achieved at full scale. Moreover, the discrepancy between the cells’ and both the assemblies’ efficiencies is probably partly due to the spectrum of the simulator, which is optimized for silicon cells, whereas it is less performing when triple-junction cells are tested.

In a real full-scale scenario, a combination of optical, mismatch, and Ohmic losses, along with the impacts of the temperature and the spectra, can occur and negatively affect the performances of the system [57]. The results of a full scale outdoor characterization will be presented in future works.

6. Conclusions

A new, densely packed assembly for 500x HCPV applications has been developed on an insulated metal substrate. For the first time, the design of a large, densely packed HCPV receiver has been detailed in a scientific paper. This assembly represents a novelty for the unique low-resistance design of the conductive layers. The application of IMS can represent a step ahead towards the awaited cost-cutting for HCPV. The receiver is designed to accommodate 144 cells and to work at a power output of 2.6 kW. Due to the large number of cells and the high concentration, the leading issues were to design a receiver able to handle the large waste heat generation thus maintaining high electrical properties and to assure long term reliability of the system. The geometry of all the components has been designed to fit the requirements of the standards and to grant acceptable thermal management and electrical performance to the assembly. The shape of the electrically conductive layer minimizes the electrical resistances, by reducing the number of interconnections, assuring easy scalability of the structure. The simple design can be used in different applications with few changes. All the assumptions and the analytical investigations made during the design stage have been reported. Schottky diodes have been used in the receiver to order to avoid damage to shaded cells and to reduce the power losses in case of current mismatch among different series-connected cells. The diodes are slightly oversized, consistent with the safety factors applied in commercial applications, in order to ensure better performance and a longer life to the device. Aluminium wires have been bonded to interconnect the cells and the conductive layers: they were sized to work safely even in the case of overcurrents caused by nonuniform irradiance over the cells. The reliability of the insulated metal substrates in the HCPV has been demonstrated using a software simulation: insulated metal substrates behave similarly to the more expensive direct bonded copper in terms of heat removal. The thermal behaviours have been proven using a 3D multiphysics simulation; the densely packed structure can be cooled using an active cooling system, even accounting for the Joule heating. The use of an IMS as the baseplate will help in experimentally understanding the potential and the weaknesses of this kind of substrates in HCPV applications. The prototype has been tested indoor for characterization, showing peak efficiency of 29.4% and a fill factor above 80%. The developed assembly will be installed and tested in outdoor conditions: the results of a long-term outdoor characterization will be presented in future works.

Nomenclature

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>𝑷</td>
<td>Current (A)</td>
</tr>
<tr>
<td>𝑞</td>
<td>Conduction heat flux (W/m²)</td>
</tr>
<tr>
<td>𝑞 texting</td>
<td>Elementary charge</td>
</tr>
<tr>
<td>𝑄</td>
<td>Heat generated by the Joule losses (W)</td>
</tr>
<tr>
<td>𝑄</td>
<td>Heat removed through conduction (W)</td>
</tr>
<tr>
<td>𝑄</td>
<td>Volumetric heat source (W/m³)</td>
</tr>
<tr>
<td>𝑅</td>
<td>Electrical resistance (Ω)</td>
</tr>
<tr>
<td>𝑅</td>
<td>Thermal resistance per unit of surface (m²K/W)</td>
</tr>
<tr>
<td>𝑅</td>
<td>Series resistance (Ω)</td>
</tr>
<tr>
<td>𝑇</td>
<td>Temperature (°C)</td>
</tr>
<tr>
<td>𝑡</td>
<td>Thickness of the layer (m)</td>
</tr>
<tr>
<td>𝑉</td>
<td>Voltage</td>
</tr>
<tr>
<td>𝑉</td>
<td>Volume of the cell (m³)</td>
</tr>
<tr>
<td>𝑋</td>
<td>Concentrating Ratio</td>
</tr>
<tr>
<td>𝜌</td>
<td>Electrical resistivity (Ωm)</td>
</tr>
<tr>
<td>𝜌</td>
<td>Density (kg/m³)</td>
</tr>
</tbody>
</table>

Greek Symbols

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>𝛼</td>
<td>Coefficient of thermal expansion (ppm/°C)</td>
</tr>
<tr>
<td>Δ</td>
<td>Deformation due to thermal expansion (mm)</td>
</tr>
<tr>
<td>Δ</td>
<td>Difference between the maximum operating temperature and the reference temperature of the copper layer (°C)</td>
</tr>
<tr>
<td>Δ</td>
<td>Difference of temperature between the two ends of the wire (°C)</td>
</tr>
</tbody>
</table>

Subscripts

<table>
<thead>
<tr>
<th>Subscript</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>amb</td>
<td>Ambient</td>
</tr>
</tbody>
</table>
International Journal of Photoenergy

$d$: Downside surface of the layer
$ext$: External environment
$s$: Surface
$trl$: Thin thermally resistive layer
$u$: Upside surface of the layer
$w$: Wire.

**Conflict of Interests**

The authors declare that there is no conflict of interests regarding the publication of this paper.

**Acknowledgments**

This work was financially supported by EPSRC-DST funded BioCPV project (EP/J000345/1). The authors would like to thank Cubik Innovation Ltd. and Custom Interconnect Ltd. for the assistance during the fabrication.

**References**


[19] EMCORE Corporation, “CTJ Receiver Assembly—5.5 mm x 5.5 mm,” 617360, 2011.


