Guest Editorial

PARAG K. LALA

Department of Electrical Engineering, North Carolina A&T State University, Greensboro, NC 27411, USA

With increasing circuit complexity, the detection of errors resulting from the presence of fault(s) in a circuit has become extremely complicated. Self-checking guarantees on-line testability of a circuit. The currently popular approach for self-checking circuit implementation is to encode the outputs of a circuit such that during normal operation its outputs are code words. The validity of the output code words is verified by a checking circuit. It maps code word inputs to code word outputs, non-code word inputs to non-code word outputs. Thus, by observing the output of the checking circuit it is possible to determine whether there is any fault in the functional or the checking circuit. Self-checking techniques are being increasingly explored by researchers in order to enhance the reliability and the maintainability of circuits and systems. This special issue of *VLSI Design* presents a cross-section of recent work in this important area.

The first paper in this issue, written by Mark G. Karpovsky, proposes an approach that combines the BIST (Built-in self-testing) concept with on-line checking. Traditionally on-line checking and off-line testing have been considered separately. However, significant advantages in terms of performance and silicon area can be gained for VLSI systems by integrating on-line and off-line testing techniques. This paper first reviews published work in this area. It shows that the monitoring of output responses of a checker (used

for on-line checking) during off-line mode can significantly reduce the aliasing probability of a device-under-test. Both space and time compression are used for deriving a signature during the BIST mode. Techniques for optimal selection of error detecting codes for on-line checking and space-time compression are also presented.

A. Morosow, V. Saposhnikov, VI. Sophosnikov and M. Goessel discuss the design of self-checking combinational logic circuits. Assuming the presence of single stuck-at faults in a circuit, they have proposed a method for deriving *independent* outputs and *unidirectionally independent* outputs in a combinational circuit from its generalized circuit graph. A parity bit is added to each group of independent outputs, and a few additional outputs are added to each group of unidirectionally independent output groups. The groups of unidirectionally independent outputs together with the additional outputs form an unidirectional error detecting code. The practicality of the proposed technique is evaluated by applying it to MCNC benchmark circuits.

A very important problem in self-checking system design is how to ensure that a checker receives all code words during normal operation. This is necessary for the detection of all assumed faults in the checker, otherwise the self-testing property of the checker cannot be guaranteed. Steffen Tarnick presents a technique for designing

i_{DDT} : denotes the complete transient supply current

This issue contains six papers. The first paper reports on experiments aimed at assessing the effectiveness of i_{DDT} in detecting defects in mixed-signal circuits. The authors introduced catastrophic, soft, and single stuck-at fault conditions in benchmark circuits and found a correlation between these defects and i_{DDT} in a mixed-signal environment. The authors conclude that their time domain analysis featuring i_{DDT} can be used as a unified test approach for mixed-signal circuits. The next paper presents a method for identifying functionally equivalent nodes in circuits wherein bridging faults cannot be detected by I_{DDQ} testing. The authors use ordered binary decision diagrams to identify the functionally equivalent nodes. They also present an algorithm for the removal of the redundancy based on circuit transformations to improve I_{DDQ} detectability. Their results show that the removal of functional redundancies can improve the detectability of logic faults via I_{DDQ} testing.

The next two papers present the results of actual physical experiments aimed at assessing the effectiveness of I_{DDQ} in detecting different types of defects. In the first paper, the effectiveness of I_{DDQ} is assessed relative to detecting transistor level defects for three different CMOS logic design styles. It also reports on a study involving I_{DDQ} in a production-type environment and the effect of burn-in on I_{DDQ} levels. The next paper investigates the efficiency of I_{DDQ} testing in detecting floating gate defects. The authors performed simulations as well as physical experiments to assess I_{DDQ} for floating gate defects. Stuck-at test sets were used as the stimuli for I_{DDQ} measurements. The physical results agree with the simulations and provide some insight into the magnitude of I_{DDQ} as a function of the location of the open defect.

The next paper considers the effect of BIC sensors on I_{DDQ} measurements and circuit performance. The

authors show that BIC sensors which transform the ground terminal of an IC into a virtual ground result in degraded IC performance. The circuit performance is degraded in some proportion with circuit size. The authors recommend partitioning based on a theoretical upper bound on the maximum number of cells that can be covered by a BIC sensor before performance degradation becomes a problem. The final paper adds to the data base of I_{DDQ} testing by presenting fault coverage data for ISCAS' 85 and ISCAS' 89 benchmark circuits as well as a case study on a microprogrammed controller. The data include a comparison of logic, I_{DDQ} , and combined logic and I_{DDQ} tests for intra-transistor bridges.

I would like to thank the many reviewers for carefully reviewing the above papers and adding to their quality. I would also like to thank Subhash Roy for his help in every aspect of putting this issue together and the editor-in-chief George Zobrist for making this issue possible.

Author's Biography

Rafic Makki received his B.E. and M.S. degrees in Electrical Engineering from Youngstown State University in 1979 and 1980 respectively. He received his Ph.D. degree in Electrical Engineering from Tennessee Technological University in 1983. He currently holds the position of professor and director of graduate programs in Electrical Engineering at the University of North Carolina at Charlotte. He was a member of the ASIC conference technical program committee and has served as chairman of the test subcommittee. His technical interests include logic synthesis for testability, power supply current testing, and fault modeling.