

## Research Article

# Controller Design Considerations for ACM APFC Systems

**Alexander Abramovitz**

*Department of Electrical Engineering and Computer Science, University of California, Irvine, CA 92697, USA*

Correspondence should be addressed to Alexander Abramovitz, [alabr@hotmail.com](mailto:alabr@hotmail.com)

Received 27 February 2012; Revised 6 August 2012; Accepted 7 August 2012

Academic Editor: C. M. Liaw

Copyright © 2012 Alexander Abramovitz. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This paper is concerned with performance of the current shaping network in Average Current Mode (ACM) Active Power Factor Correction (APFC) systems. Theoretical expressions for the ripple components are derived. Then, ripple interaction and impact on the current loop reference signal are investigated. A modification of the controller network is suggested that results in an improved Total Harmonic Distortion (THD). Design guidelines are suggested. The theoretical predictions were validated by simulation.

## 1. Introduction

Over the past few years, a variety of current shaping methodologies were developed for Active Power Factor Correction (APFC) [1–3]. Each approach undertaken is a compromise in between the performance indexes and the circuit complexity and cost. The Critical Conduction Mode (CrCM) APFC operating on the CCM-DCM boundary [4–7] shapes the average input current by comparator/zero detector and is unconditionally stable. However, the natural simplicity, robustness, and stability of CrCM APFC are offset by high ripple current which cause increased conduction and core losses. Difficulties in filtering the variable frequency current ripple and poor efficiency restrict this technique to low-power and low-cost applications. Other Discontinuous Conduction Mode (DCM) based designs, which upside is simplicity suffer from similar problems exhibiting also higher harmonic distortion of the line current [8, 9].

APFC without line voltage sensing, [10–13] stands out as a robust, technologically simple, and cost-effective solution. A simple and clear physical insight into the principle of operation of the current loop of this class of APFCs was suggested in [14]. All of the mentioned above APFCs with no input voltage sensing make use of a hidden current loop inside a DC-DC converter. The designs mainly differ in their method of realization of the transresistive feedback, PWM, and supplementary current loop control circuitry. Regardless

of the implementation, however, the duty cycle programming is implemented according to the converters input port ideal average relationships and ideal modulator ramp signal. As a result, accurate current loop operation can only be attained in the Continuous Conduction Mode (CCM) under negligible current ripple conditions. In practice, however, the CCM-DCM mode changes, current ripple, and ramp carrier imperfections cause the duty cycle to deviate from the ideal relationship resulting in distortion in the average input current.

The very proper average current mode three-loop APFC [15–18] achieves its control objectives by a control scheme shown at Figure 1. The three-loop APFC uses a slow outer voltage loop to control the output voltage and a fast current loop for active shaping of the average input current. The reference signal for the inner current loop is derived from the rectified power line voltage by the multiplier-squarer-divider circuit. Additional outer feed-forward loop compensates for the line voltage variations. Such an APFC could be designed to operate in CCM most of the cycle but could tolerate also DCM intervals sustaining good current tracking.

The two feedback loops of the APFC of Figure 1 have conflicting objectives. In particular, a strong outer loop that manages to stabilize the output voltage will deteriorate the power factor by dictating an input current that ensures a fixed output voltage rather than the desired sinusoidal-shaped current. The outer loop is usually designed with





Substituting the values of the Fourier coefficients, the expression for the feed-forward signal fed to the divider is obtained as

$$v_{ff}(\theta) = V_{ff0} v_{ffn}(\theta), \quad (15)$$

where the term,  $V_{ff0} = k_s(4/\pi^2)V_m^2 H_{f0}^2$  and  $v_{ffn}(\theta)$  is the normalized feed-forward voltage:

$$v_{ffn}(\theta) = \frac{v_{ff}(\theta)}{V_{ff0}} = 1 - \frac{4}{3} \frac{H_{f2}}{H_{f0}} \cos(2\theta + \phi_{f2}). \quad (16)$$

Equation (15) describes a waveform having a DC value proportional to the square of the amplitude of the input voltage,  $V_m^2$ , scaled by the DC gain of the feed-forward path:  $k_s(4/\pi^2)H_{f0}^2$ . The normalized feed-forward signal (16) contains an undesirable second harmonic component propagating into the current reference. Interesting to note is that the normalized ripple (16) at the output of the LPF is constant and depends on the attenuation at the second harmonic frequency,  $(4/3)(H_{f2}/H_{f0})$ . The amount of attenuation is determined by LPF configuration and its corner frequency. Lowering the corner frequency increases the attenuation, lowering also the harmonic contents of the feed-forward signal. This results in better line current quality. However, lowering the corner frequency slows the APFC response to line variations.

## 5. The Voltage Feedback Path Signal

To establish the operating point of the voltage error amplifier the issue of the input current generation should be addressed first. The input current of the PFC circuit of Figure 1 is generated by the following algorithm:

$$i_{in}(\theta) = I_m \sin \theta = K(v_e(\theta)) \left( \frac{1}{V_m^2} \right) (V_m \sin \theta). \quad (17)$$

where,  $v_e(\theta)$  is the voltage feedback error amplifier signal and  $K$  is the system's gain constant. Thus the amplitude of the input current and the average input power are

$$I_m = K \left( \frac{v_e(\theta)}{V_m} \right), \quad (18)$$

$$P_{av} = \frac{I_m V_m}{2} = \frac{K}{2} v_e(\theta). \quad (19)$$

The advantage of the feed-forward path is apparent; the APFC power level (19) is independent of the line voltage.

The steady-state output voltage of the error amplifier,  $v_e(\theta)$ , contains the DC term,  $V_{e0}$ , as well as the second harmonics ripple component,  $v_{e2}(\theta)$ :

$$v_e(\theta) = V_{e0} + v_{e2}(\theta). \quad (20)$$

The steady state DC error amplifier voltage,  $V_{e0}$ , required to maintain the average power level,  $P_{av}$ , could be derived from (19) neglecting the ripple component as

$$V_{e0} = \frac{2}{K} P_{av}. \quad (21)$$

The second harmonic component,  $v_{e2}(\theta)$ , appears as the response of the error amplifier to the output voltage ripple,  $v_{o2}(\theta)$ , given by (7)

$$v_{e2}(\theta) = -\frac{H_{v2}}{2\omega C} \frac{P_{av}}{V_{DC}} \sin(2\theta + \phi_{v2}). \quad (22)$$

Here, the error amplifier's gain and phase, at the frequency of the second harmonic, are denoted  $H_{v2}$  and  $\phi_{v2}$  respectively. Combining (20), (21), and (22), yields the expression for the error amplifier output voltage delivered to the input of the divider as

$$v_e(\theta) = V_{e0} v_{en}(\theta), \quad (23)$$

where  $v_{en}(\theta)$  is the normalized feedback voltage:

$$v_{en}(\theta) = \frac{v_e(\theta)}{V_{e0}} = 1 - \frac{K}{4V_{DC}} \frac{H_{v2}}{\omega C} \sin(2\theta + \phi_{v2}). \quad (24)$$

Note that the normalized second harmonic ripple component at the output of the error amplifier is constant and independent of the power level output voltage of the APFC. This observation forms the basis for the following development of the proposed ripple cancellation method.

## 6. The Current Programming Signal

To produce the correct current programming signal, the APFC circuit of Figure 1 uses the divider output,  $v_d(\theta)$ , to modulate the line voltage waveform. The divider output signal is calculated using (15) and (23) yielding

$$v_d(\theta) = k_d \left( \frac{v_e(\theta)}{v_{ff}(\theta)} \right) = \left( \frac{\pi^2}{2} \frac{k_d}{k_s K H_{f0}^2} \frac{P_{av}}{V_m^2} \right) v_{dn}(\theta). \quad (25)$$

Here,  $k_d$  is the divider gain constant and  $v_{dn}(\theta)$  is the normalized divider output:

$$v_{dn}(\theta) = \frac{v_{en}(\theta)}{v_{ffn}(\theta)} = \frac{1 - (K/4V_{DC})(H_{v2}/\omega C) \sin(2\theta + \phi_{v2})}{1 - (4/3)(H_{f2}/H_{f0}) \cos(2\theta + \phi_{f2})}. \quad (26)$$

The current programming signal,  $v_{cp}(\theta)$ , produced by modulation of the line voltage (1) with the divider output (25) is given by

$$\begin{aligned} v_{cp}(\theta) &= k_m v_d(\theta) v_{in}(\theta) \\ &= \left( \frac{\pi^2}{2} \frac{k_m k_d}{k_s} \frac{1}{K H_{f0}^2} \frac{P_{av}}{V_m} \right) v_{dn}(\theta) \sin(\theta), \end{aligned} \quad (27)$$

where  $k_m$  is the multiplier gain constant. The current programming signal amplitude is therefore

$$v_{cpm} = \left( \frac{\pi^2}{2} \frac{k_m k_d}{k_s} \frac{1}{K H_{f0}^2} \frac{P_{av}}{V_m} \right) v_{dn}(\theta). \quad (28)$$

Equations (27) and (28) reveal the mechanism by which distortion components of the outer loops are introduced into the current reference. The term  $v_{dn}(\theta)$  contains harmonic components which modulates the current programming signal amplitude (28). Consequently, the input current of the APFC could not possibly be any less distorted than (27).




FIGURE 3: APFC feed-forward filters: original design (a); modified (b); voltage error amplifier configuration with original and modified (in brackets) values (c).

## 7. The Power Gain Constant

When the current loop tightly regulates the input current, the output voltage of the current sensing network,  $v_{\text{sense}}(\theta)$ , see Figure 1, is forced to follow the current programming signal,  $v_{\text{cp}}(\theta)$ :

$$v_{\text{sense}}(\theta) = v_{\text{cp}}(\theta). \quad (29)$$

In the most common case, the current sensing network is just a series resistance,  $R_s$ , so the amplitude of the sensed voltage is

$$V_{\text{sense}_m} = I_m R_s = 2 \frac{P_{\text{av}}}{V_m} R_s. \quad (30)$$

The power gain constant  $K$  may be found substituting (28), (30) into (29) and assuming an ideal  $v_{\text{dn}}(\theta)$ , that is, (26) equals unity. This gives

$$K = \frac{\pi^2 k_m k_d}{4 k_s} \frac{1}{R_s H_{f0}^2}. \quad (31)$$

This relationship remains valid also for the general case, when the current sensing network transfer function low frequency gain is denoted by  $R_s$ .

## 8. Filter Design for Minimum Line Current Distortion

Examination of (27) and (28) reveals that any harmonic disturbances at the divider output will produce cross products with the sine term. This will appear as harmonics in the current programming signal and cause distortion in the input current. Traditionally, the designers [15–18] minimize the distortion by providing large attenuation of the second harmonic, that is, minimizing the  $H_{v2}$  and  $H_{f2}$  terms in (16), (24), and (26). However, this has only a limited success

for the following reasons. To ensure stability and adequate phase margin, the error amplifier usually has a single-pole transfer function of  $-20$  db/decade gain roll off beyond its corner frequency and its filtering action is poor. Since the ripple frequency is quite low the bandwidth of the error amplifier is severely restricted resulting in poor transient response. A high-order low-pass filter may be used to achieve efficient filtering of the average component of the rectified input voltage. However, once again due to the low second harmonic frequency the filter has a narrow bandwidth and its transient response is rather poor. Here an alternative approach is proposed. Equations (27) and (28) suggest that it is possible to achieve distortion-free current programming signal by making the normalized divider output (26) equal unity:

$$v_{\text{dn}}(\theta) = \frac{1 - (K/4V_{\text{DC}})(H_{v2}/\omega C) \sin(2\theta + \phi_{v2})}{1 - (4/3)(H_{f2}/H_{f0}) \cos(2\theta + \phi_{f2})} = 1. \quad (32)$$

To satisfy (32) requires that the normalized ripple components of the error and the feed-forward signals be equal both in amplitude and phase:

$$\frac{K}{4V_{\text{DC}}} \frac{H_{v2}}{\omega C} \sin(2\theta + \phi_{v2}) = \frac{4}{3} \frac{H_{f2}}{H_{f0}} \cos(2\theta + \phi_{f2}). \quad (33)$$

Since the normalized ripple components are of the same frequency and of a constant amplitude, it is possible to fulfill (34) by proper controller circuit design. For this purpose both amplitude and phase conditions must be satisfied. The amplitude condition defines the LPF attenuation needed to equate the amplitudes of the ripple components:

$$\frac{H_{f2}}{H_{f0}} = \frac{3K}{8V_{\text{DC}}} \frac{H_{v2}}{(2\omega)C}. \quad (34)$$




FIGURE 4: Normalized voltages of the error amplifier  $v_{en}$ , the feed-forward network  $v_{ffn}$ , and the divider output  $v_{dn}$ , in the original design (250 W) (a); modified design (250 W) (b), Modified design (125 W) (c), Modified design waveforms of the normalized rectified voltage  $V_{in}$ , converter's input current  $I_{in}$ , and the APFC's charging current  $I_{ch}$  (d).

This could be rearranged using (31) into the following form:

$$H_{f2} = \frac{3\pi}{128fCR_sH_{f0}V_{DC}} \left( \frac{k_m k_d}{k_s} \right) H_{v2}, \quad (35)$$

where,  $f$  is the line frequency.

The phase condition could be derived by equating the sine and cosine terms in (33) and using elementary trigonometry relationship:

$$\cos(2\theta + \phi_{f2}) = \sin(2\theta + \phi_{v2}) = \cos\left(2\theta + \phi_{v2} - \frac{\pi}{2}\right). \quad (36)$$

TABLE 1: Analysis printout of the original circuit, full power (250 W).

Fourier components of transient response					
DC component = 2.758333E - 04					
Harm no.	Freq (Hz)	Fourier comp	Normalized comp	Phase (Deg)	Norm. phase (Deg)
1	6.000E + 01	3.198E + 00	1.000E + 00	-1.797E + 02	0.000E + 00
2	1.200E + 02	4.295E - 04	1.343E - 04	1.456E + 02	5.050E + 02
3	1.800E + 02	5.949E - 02	1.860E - 02	1.742E + 01	5.565E + 02
4	2.400E + 02	1.831E - 04	5.724E - 05	-1.779E + 02	5.408E + 02
5	3.000E + 02	1.372E - 03	4.290E - 04	2.705E - 01	8.987E + 02
6	3.600E + 02	1.248E - 04	3.903E - 05	1.740E + 02	1.252E + 03
7	4.200E + 02	1.649E - 04	5.157E - 05	6.782E + 00	1.265E + 03
8	4.800E + 02	8.522E - 05	2.665E - 05	1.764E + 02	1.614E + 03
9	5.400E + 02	1.090E - 05	3.409E - 06	1.197E + 02	1.737E + 03
10	6.000E + 02	7.085E - 05	2.215E - 05	-1.798E + 02	1.617E + 03
Total harmonic distortion = 1.860710E + 00 percent					

TABLE 2: Analysis printout of the modified circuit, full power (250 W).

Fourier components of transient response					
DC component = 3.755277E - 04					
Harm no.	Freq (Hz)	Fourier comp	Normalized comp	Phase (Deg)	Norm. phase (Deg)
1	6.000E + 01	3.424E + 00	1.000E + 00	1.800E + 02	0.000E + 00
2	1.200E + 02	1.028E - 03	3.002E - 04	1.585E + 02	-2.015E + 02
3	1.800E + 02	4.195E - 03	1.225E - 03	1.890E + 01	-5.210E + 02
4	2.400E + 02	3.668E - 04	1.071E - 04	1.752E + 02	-5.447E + 02
5	3.000E + 02	4.809E - 03	1.405E - 03	-1.639E + 02	-1.064E + 03
6	3.600E + 02	2.352E - 04	6.870E - 05	1.797E + 02	-9.001E + 02
7	4.200E + 02	1.009E - 03	2.947E - 04	-1.640E + 02	-1.424E + 03
8	4.800E + 02	1.685E - 04	4.922E - 05	-1.782E + 02	-1.618E + 03
9	5.400E + 02	3.725E - 04	1.088E - 04	-1.705E + 02	-1.790E + 03
10	6.000E + 02	1.309E - 04	3.824E - 05	-1.777E + 02	-1.977E + 03
Total harmonic distortion = 1.919198E - 01 percent					

Thus, the required phase shift of the LPF at the second harmonic frequency is

$$\phi_{f2} = \phi_{v2} - \frac{\pi}{2}. \quad (37)$$


The error amplifier transfer function is determined primarily by the stability and performance considerations of the outer loop. Consequently, to make the solutions of (34), (37) unique, the design of the feed-forward filter should be carried out after the complete knowledge of the error amplifier characteristics is gained. Note that  $\phi_{v2}$ , as defined by (22), is the overall error amplifier phase shift. Since the phase shift of a single-pole error amplifier lags from the initial +180 degrees, due to the inverting configuration, to about +90, applying (37) requires about 0/360 degrees of LPF phase shift. Designing the feed-forward path filter according to the amplitude and phase conditions stated above will ensure minimum distortion of the PFC input current. It should be emphasized that, under the assumptions made, this approach will render a perfect current programming signal independent of the APFC power level.

## 9. Simulation Results

To study the performance of the APFC circuit of Figure 1, the system's model was simulated by PSPICE circuit simulator. The simulation was focused on the performance of the feedback and feed-forward loops under the assumption that the inner loop is ideal. The inner loop and power stage models were characterized by (4), (5), and (16) and implemented in PSPICE according to these behavioral relationships, see Figure 2. The design of the feed-forward LPF and voltage feedback amplifier followed the procedure discussed in [15, 16]. The program simulated a closed-loop PFC system fed by a rectified 110 V/60 Hz line and delivers  $P_{av} = 250$  W at  $V_{DC} = 400$  V to a resistive load of 640  $\Omega$ . The holdup capacitor of 450  $\mu$ F was chosen. The overall squarer-multiplier-divider constant, defined by external resistors, was set to  $k_m k_d / k_s = R_m / R_{AC} = 3.9k / 910k = 4.286 \cdot 10^{-3}$ . Current sense resistor used was  $R_s = 0.25 \Omega$ . According to Figure 3(b), the feed-forward filter transfer function was:  $H_{f0} = (R_{ff3} / (R_{ff1} + R_{ff2} + R_{ff3})) = 19.59 \cdot 10^{-3}$ . For these conditions, the numerical value of expression (31) equals  $K = 110.2$  [W/V].

TABLE 3: Analysis printout of the modified circuit, half power (125 W).

Fourier components of transient response					
DC component = $3.755277E - 04$					
Harm no.	Freq (Hz)	Fourier comp	Normalized comp	Phase (Deg)	Norm. phase (Deg)
1	$6.000E + 01$	$1.801E + 00$	$1.000E + 00$	$1.799E + 02$	$0.000E + 00$
2	$1.200E + 02$	$5.410E - 0$	$3.004E - 04$	$1.584E + 02$	$-2.015E + 02$
3	$1.800E + 02$	$1.431E - 03$	$7.949E - 04$	$-2.125E + 01$	$-5.611E + 02$
4	$2.400E + 02$	$1.938E - 04$	$1.076E - 04$	$1.753E + 02$	$-5.444E + 02$
5	$3.000E + 02$	$2.529E - 03$	$1.405E - 03$	$-1.637E + 02$	$-1.063E + 03$
6	$3.600E + 02$	$1.239E - 04$	$6.883E - 05$	$1.798E + 02$	$-8.998E + 02$
7	$4.200E + 02$	$5.320E - 04$	$2.955E - 04$	$-1.638E + 02$	$-1.423E + 03$
8	$4.800E + 02$	$8.877E - 05$	$4.930E - 05$	$-1.781E + 02$	$-1.618E + 03$
9	$5.400E + 02$	$1.962E - 04$	$1.090E - 04$	$-1.704E + 02$	$-1.790E + 03$
10	$6.000E + 02$	$6.895E - 05$	$3.829E - 05$	$-1.776E + 02$	$-1.977E + 03$
Total harmonic distortion = $1.677760E - 01$ percent					

FIGURE 5: Frequency response of the error amplifier,  $H_e$ , and the feed-forward network,  $H_f$ , in the original design (a) and the modified design (b). Notice that the magnitude and phase conditions are satisfied at the vicinity of the second-line harmonic frequency.

To demonstrate the validity of the proposed ripple cancellation method, the LPF of the feed-forward network was modified to follow (34) and (37) as shown at Figure 3(b). New values were given to the error amplifier parameters as depicted in Figure 3(c). The simulation results of the original and proposed circuits are presented in Figures 4(a) and 4(b). Here, the normalized outputs of the voltage error amplifier, feed-forward, and divider circuits are shown. Comparison of the results reveals that the amplitude of the ripple voltage at the divider output is greatly reduced by the proposed method, reducing also the THD of the simulated APFC system. The normalized rectified line voltage and current as well as the APFC's charging currents are shown in Figure 4(c). Fourier analysis was carried out by SPICE on the simulated line current. Fourier analysis results are given in Tables 1, 2 and 3. The analysis reveals that the distorted current programming signal of the original design, see Table 1, contributes 1.86% to the total harmonic distortion of the APFC system, which is rather good performance index, whereas, using the proposed method the distortion is

reduced to a negligible level of only 0.19%, see Table 2. That is about one order of magnitude improvement of THD.

## 10. Conclusions

One of the main sources of input current distortion in high-frequency APFC systems is the output voltage ripple which propagates into the feedback loop as well as the second harmonic of the line voltage injected through the feed-forward loop. These signals adversely affect the current reference signal quality.

This paper examined the propagation of the ripple components in the feedback and feed-forward loops of the APFC controller circuits and their interaction within the current shaping network. Based on this analysis, a ripple cancellation method is proposed. Analytical results are confirmed by simulation and show good agreement with predicted theoretical results. The simulation results suggest that the proposed method can reduce the THD of the input current

of PFC system by more than an order of magnitude. The present analysis and simulation were carried out under some simplifying assumptions, yet, second-order effects proved to be negligible.

Another important advantage of the proposed method is a dramatic increase of the error amplifier bandwidth, see Figure 5. This is possible in view of the fact that effective ripple cancellation requires a lesser amount of error amplifier attenuation of the second-line harmonic. Therefore, the outer feedback loop bandwidth becomes dominated by the relatively large holding capacitor, which value is determined primarily by the energy storage requirements.

The discussion of this paper is confined to the topology of one family of APFC controllers (Figure 1); however, the proposed approach could be expanded to other APFC schemes by following the idea of ripple compensation developed here.

## References

- [1] K. N. Sakhivel, S. K. Das, and K. R. Kini, "Importance of quality AC power distribution and understanding of EMC standards IEC, 61000-3-2, IEC, 61000-3-3 & IEC, 61000-3-11," in *Proceedings of the 8th International Conference on Electromagnetic Interference and Compatibility*, pp. 423–430, 2003.
- [2] B. Singh, B. N. Singh, A. Chandra, K. Al-Haddad, A. Pandey, and D. P. Kothari, "A review of single-phase improved power quality AC-DC converters," *IEEE Transactions on Industrial Electronics*, vol. 50, no. 5, pp. 962–981, 2003.
- [3] M. M. Jovanović and Y. Jang, "State-of-the-art, single-phase, active power-factor-correction techniques for high-power applications—an overview," *IEEE Transactions on Industrial Electronics*, vol. 52, no. 3, pp. 701–708, 2005.
- [4] B. Andreyckak, "Power factor correction using UC3852 controlled on-time zero current switching technique," U-132 Application note, Unitrode Integrated Circuits.
- [5] M. Marvi and A. Fotowat-Ahmady, "A fully ZVS critical conduction mode boost PFC," *IEEE Transactions on Power Electronics*, vol. 27, no. 4, pp. 1958–1965, 2012.
- [6] T. F. Wu, J. R. Tsai, Y. M. Chen, and Z. H. Tsai, "Integrated circuits of a PFC controller for interleaved critical-mode boost converters," in *Proceedings of the 22nd Annual IEEE Applied Power Electronics Conference and Exposition (APEC '07)*, pp. 1347–1350, March 2007.
- [7] J. R. Tsai, T. F. Wu, C. Y. Wu, Y. M. Chen, and M. C. Lee, "Interleaving phase shifters for critical-mode boost PFC," *IEEE Transactions on Power Electronics*, vol. 23, no. 3, pp. 1348–1357, 2008.
- [8] K. De Gussemé, D. M. Van de Sype, A. P. M. Van den Bossche, and J. A. Melkebeek, "Input-current distortion of CCM boost PFC converters operated in DCM," *IEEE Transactions on Industrial Electronics*, vol. 54, no. 2, pp. 858–865, 2007.
- [9] K. H. Liu and Y. L. Lin, "Current waveform distortion in power factor correction circuits employing discontinuous-mode boost converters," in *Proceedings of the 20th Annual IEEE Power Electronics Specialists Conference (PESC '89)*, pp. 825–829, June 1989.
- [10] D. Maksimović, Y. Jang, and R. W. Erickson, "Nonlinear-carrier control for high-power-factor boost rectifiers," *IEEE Transactions on Power Electronics*, vol. 11, no. 4, pp. 578–584, 1996.
- [11] J. P. Gegner and C. Q. Lee, "Linear peak current mode control: a simple active power factor correction control technique for continuous conduction mode," in *Proceedings of the 27th Annual IEEE Power Electronics Specialists Conference (PESC '96)*, pp. 196–202, January 1996.
- [12] Z. Lai and K. M. Smedley, "Family of power-factor-correction controllers," in *Proceedings of the IEEE 12th Applied Power Electronics Conference (APEC '97)*, pp. 66–73, February 1997.
- [13] J. Rajagopalan, F. C. Lee, and P. Nora, "Generalized technique for derivation of average current mode control laws for power factor correction without input voltage sensing," in *Proceedings of the IEEE 12th Applied Power Electronics Conference*, pp. 81–87, February 1997.
- [14] S. Ben-Yaakov and I. Zeltser, "The dynamics of a PWM boost converter with resistive input," *IEEE Transactions on Industrial Electronics*, vol. 46, no. 3, pp. 613–619, 1999.
- [15] P. C. Todd, "UC3854 controlled power factor correction circuit design," U-134 Application note, Unitrode Integrated Circuits.
- [16] J. B. Williams, "Design of feedback loop in unity power factor AC to DC converter," in *Proceedings of the 20th Annual IEEE Power Electronics Specialists Conference (PESC '89)*, pp. 959–967, June 1989.
- [17] L. H. Dixon, "High power factor preregulators for offline power supplies," in *Proceedings of the Unitrode Seminar*, 1993.
- [18] L. H. Dixon, "High power factor preregulator design optimization," in *Proceedings of the Unitrode Seminar*, 1992.



**Hindawi**

Submit your manuscripts at  
<http://www.hindawi.com>

