Hindawi VLSI Design Volume 2018, Article ID 1080817, 10 pages https://doi.org/10.1155/2018/1080817



Research Article

Carbon Nanotubes-Based Digitally Programmable Current Follower

S. K. Tripathi , Mohd. Samar Ansari, and Amit M. Joshi

¹Department of Electronics & Communication Engineering, Malaviya National Institute of Technology, Jaipur, India

²Department of Electronics Engineering, Aligarh Muslim University, Aligarh, India

 $Correspondence \ should \ be \ addressed \ to \ S. \ K. \ Tripathi; \ shailendra.amu@gmail.com$

Received 30 August 2017; Revised 20 November 2017; Accepted 16 December 2017; Published 17 January 2018

Academic Editor: Ramesh Vaddi

Copyright © 2018 S. K. Tripathi et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

The physical constraints of ever-shrinking CMOS transistors are rapidly approaching atomistic and quantum mechanical limits. Therefore, research is now directed towards the development of nanoscale devices that could work efficiently in the sub-10 nm regime. This coupled with the fact that recent design trend for analog signal processing applications is moving towards current-mode circuits which offer lower voltage swings, higher bandwidth, and better signal linearity is the motivation for this work. A digitally controlled DVCC has been realized using CNFETs. This work exploited the CNFET's parameters like chirality, pitch, and numbers of CNTs to perform the digital control operation. The circuit has minimum number of transistors and can control the output current digitally. A similar CMOS circuit with 32 nm CMOS parameters was also simulated and compared. The result shows that CMOS-based circuit requires $418.6\,\mu\text{W}$ while CNFET-based circuit consumes $352.1\,\mu\text{W}$ only. Further, the proposed circuit is used to realize a CNFET-based instrumentation amplifier with digitally programmable gain. The amplifier has a CMRR of 100 dB and ICMR equal to $0.806\,\text{V}$. The 3 dB bandwidth of the amplifier is $11.78\,\text{GHz}$ which is suitable for the applications like navigation, radar instrumentation, and high-frequency signal amplification and conditioning.

1. Introduction

CMOS technology is predominantly serving the electronics industry for the last 40 years. MOS device dimensions have already reached the nanometer regime. CMOS technology scaling suggests that this technology is nearing fundamental physical limits [1–3]. Therefore, researchers are looking for the emerging devices which can overcome the issues of CMOS. As the transistor size approaches sub-10 nm regime, short channel effects and source- (S-) drain (D) tunneling occur, posing a challenge in the further scaling of MOS [1, 4].

The carbon nanotube field effect transistor (CNFET) is one of the most promising devices among emerging technologies like Tunnel Field Effect Transistor (TFET), Single Electron Transistor (SET), and Nanowire Field Effect Transistor (NWFET) to extend the conventional silicon MOSFET technology. CNFETs exhibit similar functionality to their silicon MOSFET and are compatible with existing CMOS technology [5–9]. As the characteristics of a CNFET are superior to bulk CMOS, new design methodologies must

be established. There has been substantial work going on for the development of the CNFET-based model for the performance estimation. CNFET has a potential to overcome the challenges of present CMOS technology. The performance results of CNFET-based circuits are good enough to overcome the bulk CMOS [5, 10]. The near ballistic transport properties and band structure of CNTs make them better channel materials for high-speed and low-power electronics. The CNFET has higher drive current, higher carrier mobility, higher transconductance, and better control over the channel [11].

The introduction of digital control to the current-mode circuit enhanced the functionality since last few years. The digital control also adds reconfigurability and enhances the performance of the circuit [12–15]. The transistors can be switched on/off by digital word inputs. Also, precise control of current gain is achieved using the digital control approach. A digital controlled CMOS voltage gain amplifier (VGA) was proposed which was used a digitally programmable current conveyor [12]. Additionally, CMOS-based digitally




FIGURE 1: Top view of a CNFET with three CNTs.

programmable current conveyor II has been utilized to control the current of Z+ terminal [13]. In addition to this, the technique of [14] used current division cell (CDC) to realize the digitally programmable current follower (DP-CF). Moreover, a digitally controlled transconductor is realized with DDCC and R-2R ladder network [15]. This technique is novel but requires a large number of passive components. All these techniques use CMOS technology for the design of digital control block.

In this work, CNTs are utilized which have very high drive current, less scattering, and near ballistic transport of charge carriers [16]. The feature of the carbon nanotube is explored by which the drain current in a transistor is controlled by the number of CNTs in the channel. This property can be utilized to design a digitally controlled current conveyor. It enhances the operability and flexibility of the current conveyor block. The proposed method uses multiple CNTs to increase the drain current of the transistor. After that, this digital control approach is used to implement an instrumentation amplifier with programmable gain which can be useful in navigation and radar instrumentation systems.

This work is organized in the following order. A digitally programmable DVCC has been illustrated in Section 2. Section 3 deals with the realization of a programmable gain instrumentation amplifier. At last, Section 4 provides the conclusion.

2. Brief Overview of Carbon Nanotube-FET

The carbon nanotube (CNT) has been introduced as a key component for present nanoscale circuit design. Apart from their extensive use in chemistry, biotechnology, material science, and so on, CNFETs have also outperformed the conventional MOSFETs for high performance and low-power circuits, as carbon nanotube electronics offers higher current

capability, higher transconductance, and ballistic operation in 1D structure [25, 26]. A simplified top view of CNFET with three-carbon nanotube is shown in Figure 1. Carbon nanotube field effect transistors (CNFETs) have semiconducting single-walled carbon nanotubes (CNTs) as a channel material and show enormous potential as extensions to the silicon MOSFETs.

The CNTs are classified into three types, based on the chiral vector (m, n). A CNT is known as zigzag, if m = 0 or n = 0. If $m \ne n$ and nonzero, CNT is said to be the chiral type, and if m = n, CNT is called armchair, as depicted in Figure 2.

The essential design parameters of carbon nanotube-FET are number of CNTs in transistor channel (N), internanotube space called pitch (S), and diameter of carbon nanotube ($D_{\rm CNT}$). The gate length and width are illustrated as $L_{\rm gate}$ and $W_{\rm gate}$, respectively [27, 28]. The CNT's diameter ($D_{\rm CNT}$) and threshold voltage ($V_{\rm th}$), the width of CNFET-based transistor (W), number of CNTs in channel (N), inter-CNT spacing (S), and energy gap (Σ g) are related by

$$D_{\text{CNT}} = \frac{a\sqrt{n^2 + m^2 + nm}}{\pi},$$

$$V_{\text{th}} = \frac{aV_{\pi}}{qD_{\text{CNT}}\sqrt{3}},$$

$$W = (N-1) * S + D_{\text{CNT}},$$

$$\sum g = \frac{0.84 \text{ eV}}{D_{\text{CNT}}}.$$
(1)

Here, terms m and n are the indices of chiral vector of graphene lattice and a=2.49 Å (lattice constant). Also, q is electronic charge and $V_{\pi}=3.033$ eV is the carbon π - π bond energy.




FIGURE 2: Illustration of chiral vector in a carbon nanotube.

There are some distinct features of CNFET which make it a promising candidate for high efficient electronics circuit design which are summarised as follows:

- (1) It possesses high carrier mobility $(10^3-10^4 \text{ cm}^2/\text{V-s})$ in CNTs which gives high on current $(1 \text{ mA}/\mu\text{m})$.
- (2) CNFET provides long scattering mean free path (approximately $1 \mu m$) outcomes with lower delay and less heating. The elastic scattering means free paths in a CNT (1D structure) are long which results in a quasiballistic transport of charge carrier. Thus CNFET offers very high-speed switching.
- (3) It has high thermal conductivity (1700–3000 W/mK) and chemical stability which results in high current density (approx. 10¹⁰ A/cm²). The CNT can conduct heat nearly as well as Diamond or Sapphire.
- (4) The band gap of CNFET is directly affected by its diameter. So the band gap can be tuned.
- (5) The property of easy integration with high-K dielectric material leads to better gate electrostatics.
- (6) Because of the miniaturized dimensions of the CNTs, the CNFET switches have lesser power than a conventional Si-based device.
- (7) CNFET exhibits excellent matching of (complimentary) N- and P-type CNFETs with the equal sizes having same carrier mobility which gives similar drive currents. It is very beneficial in the prospects of transistor sizing of complex electronic circuits.
- (8) As N-type and P-type CNFETs can be fabricated with the same size, this reduces the chip area in actual circuit implementation, whereas, in the case of MOSFET, the PMOS transistor is kept approximately three times wider than NMOS.




FIGURE 3: Circuit symbol of DVCC [17].

3. Digitally Programmable Differential Voltage Current Conveyor (DPDVCC) Using CNFET

The differential voltage current conveyor (DVCC) is proved to be a versatile active element for the realization of current-mode (CM) and voltage-mode (VM) circuits. Various applications like filters, oscillators, analog computation, and so on have been discussed [17, 21, 29–31]. The symbol of DVCC is depicted in Figure 3, and port relations are given in (2). In the proposed work, a CNFET-based differential voltage current conveyor has been used for digital control as shown in Figure 4.

$$\begin{bmatrix} I_{Y1} \\ I_{Y2} \\ V_X \\ I_Z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 1 & -1 & 0 & 0 \\ 0 & 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} V_{Y1} \\ V_{Y2} \\ I_X \\ V_Z \end{bmatrix}. \tag{2}$$

In the CMOS-based digital control techniques [12, 13, 18] the additional stages of transistors are added to Z terminal of the current conveyor to get the increased current with X terminal that can be controlled by the digital word. For getting current two times of I_X , the width of the transistors




FIGURE 4: CNFET-based digitally programmable differential voltage current conveyor with only Z+ node.

is increased by two times, and for $4I_{\rm X}$ current the width of transistors should be four times. It means that transistors must be of different sizes for a current conveyor. The designing of such kind of circuits could be complex for layout implementation. The transistors and passive components with minimum variability are always desirable. Regarding chip fabrication, the mask and layout designs of similar size transistors are comparatively easier than different sized transistors.

From the literature review, no earlier work is reported till date for digital control application using CNFET. So, Table 1 shows the comparison of proposed CNFET-based implementation with CMOS-based implementation for digital control application. It has been observed from Table 1 that the proposed circuit has lesser number of transistors compared to related existing work. Moreover, the proposed circuit is also simulated with CMOS 32 nm technology. The CMOS-based circuit has 418.6 μ W power consumption whereas CNFET circuit consumes 352.1 μ W. It reflects that CNFET-based implementation has better performance in terms of power than CMOS-based implementation.

The feature of the proposed circuit is to use the transistors of the same size for the active device, that is, DVCC. In CNFET transistor, drain current can be controlled by the number of CNTs in the channel. The width of CNFET could be constant by adjusting the number of tubes (*N*) and pitch (S) (see (3)). An *n*-channel CNFET has been simulated to plot




FIGURE 5: Dependence of drain current with number of CNTs of an *n*-channel CNFET.

the V-I curve with changing the number of CNTs. It is found that the drain current is raised double as the number of CNTs increased twice in the channel. For example, the drain current is measured as 15 μ A for four CNTs in the channel and it is increased to 30 μ A for eight CNTs for the same value of $V_{\rm GS}$ and $V_{\rm DS}$ as shown in Figure 5.

Reference	Device	Model	$V_{ m DD}$	Transistors	Aspect ratio
[18]	CCCII	0.25 μm CMOS	±5.0 V	44	Different
[13]	CCII	$0.25 \mu \mathrm{m} \mathrm{CMOS}$	±0.75 V	32	Different
[19]	FDCC	$0.5 \mu \mathrm{m} \mathrm{CMOS}$	±1.5 V	44	Different
[20]	DVCC	0.5 μm CMOS	±1.25 V	32	Different
This work	DVCC	32 nm CNFET	$\pm 0.9 V$	22	Constant

TABLE 1: Comparison of various digital control techniques for a 3-bit digital control word.

TABLE 2: Dimensions of all transistors of Figure 4.

Transistor	Length (L)	Width (W)	Number of CNTs	Pitch
M_1 - M_{14}	32 nm	226.5 nm	4	75 nm
M_{15} – M_{18}	32 nm	226.5 nm	8	32.14 nm
M_{19} – M_{22}	32 nm	226.5 nm	16	15 nm

It means we can double the current by changing the number of tubes in a carbon nanotube-FET. But, in the CMOS-based design, generally, the width of the transistor is increased to enhance the drain current for fixed $V_{\rm GS}$ and $V_{\rm DS}$. But multifinger configurations can also increase the drain current without changing width. In this work, CNTs are utilized as the channel region of the transistor. In CNFET-based design width of the transistors can be kept constant by adjusting the pitch and number of CNTs. In Figure 4, transistors stage $(M_1 - M_{14})$ has four CNTs. The width of transistors has been calculated as 226.5 nm as per (3) with consideration of pitch 75 nm for this stage.

Further, to double the current in next stage $(M_{15}-M_{18})$, number of CNTs should be double, that is, eight. The pitch of CNFET should be such that the width of CNFET will be 226.5 nm. To keep all transistors of same size, the pitch for the stage $(M_{15}-M_{18})$ has been calculated as 32.14 nm. Similarly, stage $(M_{19}-M_{22})$ contains sixteen CNTs, and the pitch has been calculated to be 15 nm, keeping the width of CNFET constant. The width of transistor stages (M_1-M_{14}) , $(M_{15}-M_{18})$, and $(M_{19}-M_{22})$ has been calculated as (4), (5), and (6) respectively. Thus, in all the stages, widths of transistors are same. The dimensions of transistors used in Figure 4 are given in Table 2.

$$W = (N - 1) * S + D_{CNT}, (3)$$

$$W = (4-1) * 75 \text{ nm} + 1.5 \text{ nm};$$
(4)

$$W = 226.6 \,\mathrm{nm},$$

$$W = (8-1) * 32.14 \text{ nm} + 1.5 \text{ nm};$$
 (5)

$$W = 226.6 \,\mathrm{nm}$$

$$W = (16 - 1) * 15 \text{ nm} + 1.5 \text{ nm};$$

$$W = 226.6 \text{ nm}.$$
(6)

In this work, the carbon nanotubes (CNTs) in the channel of the transistor are used to increase the drain current of a CNFET. This feature is utilized for the digitally programmable current conveyor/follower. Thus drain current




FIGURE 6: Transfer characteristic of digitally programmable DVCC with control word.

can be controlled by the number of CNTs for a digital control stage. Here, the control of drain current depends on the diameter and number of CNTs in a carbon nanotube-FET. The multifinger configuration MOSFET can also be used but it increases the overall transistor area. Transistors with multiple fingers have the disadvantage that the current direction is different for two neighboring fingers. For example, if for the first finger the source is to the left, the source for the second finger will be to the right. The properties of the transistor can change depending on the current direction. There should be careful efforts which are required to be exerted while trying to achieve good matching.

Further, DC and AC analysis of the proposed digitally programmable differential voltage current conveyor (DPDVCC) have been performed with SPICE simulation. The current transfer characteristic and frequency response of DPDVCC have been shown in Figures 6 and 7, respectively.

Moreover, voltage swing is also an important parameter for the performance assessment of the proposed active block. The voltage swing is the difference between maximum output voltage and minimum output voltage. The output voltage never exceeds these limits for given supply voltages $V_{\rm CC}$ and




FIGURE 7: Frequency response of digitally programmable DVCC with control word.




FIGURE 8: Illustration of output voltage swing.

 $V_{\rm SS}$. In the proposed circuit, the input voltage is applied from 0 to 0.9 V and the output voltage swing is obtained as 0 to 0.7 V as shown in Figure 8. Moreover, the voltage swing depicts how close the amplifier's output can be driven rail-to-rail under the defined operating conditions in which the amplifier can operate correctly. Also, the provision of voltage output swing is to find out the value of current where the amplifier is sinking or sourcing. The lesser the output short circuit current is, the nearer the amplifier will swing to the rail. The voltage output swing ability of an amplifier is dependent on the load current and output stage design of the amplifier.

The current (I_Z) has been digitally programmed by digital word (a_2,a_1,a_0) . Table 3 illustrates the on/off state of the transistors $(M_{12}-M_{13},M_{16}-M_{17},M_{20}-M_{21})$ to understand the digital control operation.

It is imperative to describe the transistor sizing and mobility issue in CMOS and CNFET. While in CMOS, the

TABLE 3: Digital control bits in DPDVCC.

$\overline{a_2} \ a_1 \ a_0 (n)$	Transistors (on)	Transistors (off)	Current (I_Z+)
0 0 0	None	$M_{12,13,16,17,20,21}$	0
0 0 1	$M_{12,13}$	$M_{16,17,20,21}$	I_X
0 1 0	$M_{16,17}$	$M_{12,13,20,21}$	$2I_X$
0 1 1	$M_{12,13,16,17}$	$M_{20,21}$	$3I_X$
1 0 0	$M_{20,21}$	$M_{12,13,16,17}$	$4I_X$
1 0 1	$M_{12,13,20,21}$	$M_{16,17}$	$5I_X$
1 1 0	$M_{16,17,20,21}$	$M_{12,13}$	$6I_X$
1 1 1	$M_{12,13,16,17,20,21}$	None	$7I_X$




FIGURE 9: Instrumentation amplifier with programmable gain.

transistor sizing is governed predominantly by the unequal mobility of the dominant carriers of the NMOS and PMOS transistors (leading to PMOS transistors turning out to be larger than the NMOS ones in a typical design), the CNFET technology alleviates this requirement of unequally sized transistors. This is attributed to the fact that the carrier mobility in the two types of CNFETs is equal. Second, from the layout and fabrication perspective, it is easier to design the mask and layout of the equal sized transistors. However, it is not necessary to keep transistors of the same width.

4. Instrumentation Amplifier Based on Digitally Programmable DVCC

A typical instrumentation amplifier is provided with differential input voltages, multiplies it with gain, and gives a single-ended output, suitable for use in measurement and test equipment [32, 33]. The basic circuit of instrumentation amplifier has been extensively configured using three Op-Amps, but here it is implemented by only one CNFET-based differential voltage current conveyor [21], which could work efficiently for voltage-mode as well as current-mode circuit applications.

The concept of digital controlling is used to program the gain of the instrumentation amplifier digitally. The proposed circuit of Figure 9 utilizes the digitally programmed DVCC (DPDVCC) to control the gain, instead of using resistors to control the gain of the amplifier as discussed [22–24]. The current I_Z + of the DPDVCC circuit is responsible for this action because it is digitally programmed by transistors stage $(M_{11}-M_{22})$. The voltage transfer curve of the amplifier circuit




FIGURE 10: Transfer characteristic of instrumentation amplifier.

TABLE 4: Digital control bits for instrumentation amplifier.

a_2 a_1 a_0 (n)	000	001	010	011	100	101	110	111
Gain	0	1	2	3	4	5	6	7

is illustrated in Figure 10. The gain of the instrumentation amplifier is controlled by digital word $(a_2 \ a_1 \ a_0)$ which has been depicted in Table 4.

$$V_{\text{out}} = n * (V_1 - V_2) \frac{R_2}{R_1}.$$
 (7)

The performance of CNFET-based instrumentation amplifier is tested with HSPICE simulations keeping $R_1 = R_2 = 1\,\mathrm{K}\Omega$ and control word (n) being varied (000–111). The output voltage of the instrumentation amplifier is calculated by relation (7). The frequency response of instrumentation amplifier is shown in Figure 11. A comparative study of current-mode instrumentation amplifiers with CMOS and CNFET (this work) is given in Table 5.

The 3 dB bandwidth of instrumentation amplifier is approximately 11.78 GHz. Figure 12 presents the 3 dB and unity gain bandwidth of the amplifier. The large bandwidth of the CNFET-based amplifier is mainly because the intrinsic capacitance of CNFET is less than MOSFET. Another reason behind higher bandwidth is the significant increase in the transconductance of CNFET as parallel CNTs improve the driving capability of the device. In the proposed circuit transistors use multiple CNTs in the channel region. Moreover, the 3 dB current and voltage bandwidths improve slightly with the increase in inter-CNT pitch, current per tube gets raised for the higher pitch. Further, in the application areas like navigation, radar instrumentation, and so on, the instruments operate simultaneously over different frequency

bands within the 160 MHz to 18 GHz range. Therefore, there is a desire to have the higher bandwidth in such kind of applications. The proposed CNFET-based circuit has the very wide bandwidth to operate at these frequencies and thus is suitable for the above-mentioned application. The performance parameters like CMRR, ICMR, and unity gain bandwidth of the instrumentation amplifier have been measured using SPICE simulation and illustrated in Table 6. Further, the results show that it has 3 dB bandwidth up to 11.78 GHz as compared to 85 MHz reported in literature [21].

Moreover, the input common-mode range of the instrumentation amplifier is measured as 0.806 V and presented in Figure 13. The common-mode rejection ratio (CMRR) is also an important parameter which is calculated through SPICE simulation as given in Figure 14. The CMRR of the CNFET-based instrumentation amplifier is 100 dB. The higher the CMRR, the higher the ability of an IA to reject common-mode signals [33].

4.1. Nonideal Analysis of Instrumentation Amplifier. The output voltage of the instrumentation can be calculated by relation (7). The performance of the DVCC-based instrumentation amplifier (IA) differs from ideal behaviour because the voltage and current conveying actions are not exact, thus leading to degradation in performance in the DVCC-based IA. Therefore, to account for nonideal analysis, two parameters α and β are considered. The performance will be affected by considering nonideal analysis.

$$V_{\rm Y} = (V_1 - V_2). (8)$$

The voltage of terminal X is expressed by (8) but, after the consideration of β , voltage V_X is written as (9). Further, current I_X is described in terms of input voltages (10). The current I_Z is depicted by (11) with the current gain α (X to Z terminal) and control word n. Finally, output voltage is expressed by (12).

$$V_X = (\beta_1 V_1 - \beta_2 V_2), (9)$$

$$I_X = \frac{(\beta_1 V_1 - \beta_2 V_2)}{R_1},\tag{10}$$

$$I_Z = n * \frac{\alpha (\beta_1 V_1 - \beta_2 V_2)}{R_1}$$
 as $I_Z + n * I_X$, (11)

$$V_{\text{out}} = n * \alpha (\beta_1 V_1 - \beta_2 V_2) \frac{R_2}{R_1}.$$
 (12)

Here, β_1 and β_2 are the voltage transfer gains from input terminals Y_1 and Y_2 , respectively, to the X terminal. α is the current transfer gain from X node to Z node [34]. Further, $\alpha = 1 - \epsilon_i$ and $\beta = 1 - \epsilon_j$, where ϵ_i and ϵ_j denote the current and voltage tracking errors of the DVCC. The transfer gains (α, β) deviate unity by the current and voltage tracking errors, which are quite small and technology dependent.

5. Conclusion

This paper presents a digitally programmable DVCC (DPDVCC) which is useful to control of the output current




FIGURE 11: Frequency response of the instrumentation amplifier with digital word.

Table 5: Comparative study of current-mode instrumentation amplifiers.

Reference	Model	Device	$V_{ m DD}$	Transistors	Bandwidth
[21]	0.25 μm CMOS	DVCC	±1.5 V	32	85 MHz
[22]	$0.35 \mu \text{m} \text{ CMOS}$	CCCII	±3.3 V	28	$70\mathrm{MHz}$
[23]	CMOS/BJT	CCII	_	26	2.97 MHz
[24]	CMOS/BJT	CCII	_	>26	1.2 MHz
This work	32 nm CNFET	DVCC	±0.9 V	22	11.78 GHz




FIGURE 12: Representation of 3 dB and unity gain bandwidth of the amplifier.

digitally. The proposed CNFET-based circuit has equal sized and lesser transistors to realize the DVCC with binary bits control. Additionally, a wide-band instrumentation amplifier has been introduced whose gain can be controlled digitally as it utilizes the DVCC block with binary control for its design. The 3 dB bandwidth is observed as 11.78 GHz as compared to 85 MHz obtained by existing CMOS-based design. Extensive simulations are performed to study and verify all aspects of




FIGURE 13: Input common-mode range of the amplifier.

Table 6: Performance parameters of the instrumentation amplifier.

Parameter	Value
ICMR	0.806 V
CMRR	100 dB
Unity gain BW	39.31 GHz
3 dB BW	11.78 GHz

the circuits. The obtained results are quite good to be used in the futuristic CNFET-based circuit design.




FIGURE 14: Illustrating CMRR versus frequency of the amplifier.

Conflicts of Interest

The authors declare that they have no conflicts of interest.

References

- [1] P. E. Allen and D. R. Holberg, *CMOS Analog Circuit Design*, Oxford University Press, Oxford, UK, 2002.
- [2] M. S. Ansari, "Multiphase sinusoidal oscillator with digital control," in *Proceedings of the International Conference on Power, Control and Embedded Systems, ICPCES* '10, 5, 1 pages, December 2010.
- [3] P. Beg, S. Maheshwari, and M. A. Siddiqi, "Digitally controlled fully differential voltage- and transadmittance-mode biquadratic filter," *IET Circuits, Devices & Systems*, vol. 7, no. 4, pp. 193–203, 2013.
- [4] D. Biolek, R. Senani, V. Biolkova, and Z. Kolka, "Active elements for analog signal processing: classification, review, and new proposals," *Radioengineering*, vol. 17, no. 4, pp. 15–32, 2008.
- [5] D. C. Y. Chek, M. L. P. Tan, M. T. Ahmadi, R. Ismail, and V. K. Arora, "Analytical modeling of high performance singlewalled carbon nanotube field-effect-transistor," *Microelectronics Journal*, vol. 41, no. 9, pp. 579–584, 2010.
- [6] H.-P. Chen, "Tunable versatile current-mode universal filter based on plus-type DVCCs," AEÜ - International Journal of Electronics and Communications, vol. 66, no. 4, pp. 332–339, 2012
- [7] J. Deng and H.-S. P. Wong, "A compact SPICE model for carbonnanotube field-effect transistors including nonidealities and its application—part I: model of the intrinsic channel region," *IEEE Transactions on Electron Devices*, vol. 54, no. 12, pp. 3186–3194, 2007.
- [8] M. S. Dresselhaus, G. Dresselhaus, J. C. Charlier, and E. Hernández, "Electronic, thermal and mechanical properties of carbon nanotubes," *Philosophical Transactions of the Royal Society A: Mathematical, Physical & Engineering Sciences*, vol. 362, no. 1823, pp. 2065–2098, 2004.
- [9] H. Ercan, S. A. Tekin, and M. Alçi, "Voltage-and current-controlled high CMRR instrumentation amplifier using CMOS current conveyors," *Turkish Journal of Electrical Engineering and Computer Sciences*, vol. 20, no. 4, pp. 547–556, 2012.
- [10] A. D. Franklin, "Electronics: The road to carbon nanotube transistors," *Nature*, vol. 498, no. 7455, pp. 443-444, 2013.

[11] A. D. Franklin, M. Luisier, S.-J. Han et al., "Sub-10 nm carbon nanotube transistor," *Nano Letters*, vol. 12, no. 2, pp. 758–762, 2012.

- [12] Y. H. Ghallab, W. Badawy, K. V. I. S. Kaler, and B. J. Maundy, "A novel current-mode instrumentation amplifier based on operational floating current conveyor," *IEEE Transactions on Instrumentation and Measurement*, vol. 54, no. 5, pp. 1941–1949, 2005.
- [13] S. J. G. Gift, "An enhanced current-mode instrumentation amplifier," *IEEE Transactions on Instrumentation and Measurement*, vol. 50, no. 1, pp. 85–88, 2001.
- [14] W. Haensch, E. J. Nowak, R. H. Dennard et al., "Silicon CMOS devices beyond scaling," *IBM Journal of Research and Development*, vol. 50, no. 4-5, pp. 339–361, 2006.
- [15] N. Z. Haron and S. Hamdioui, "Why is CMOS scaling coming to an END?" in *Proceedings of the 2008 3rd International Design and Test Workshop, IDT '08*, pp. 98–103, IEEE, Monastir, Tunisia, December 2008.
- [16] T. M. Hassan and S. A. Mahmoud, "New CMOS DVCC realization and applications to instrumentation amplifier and active-RC filters," *AEÜ International Journal of Electronics and Communications*, vol. 64, no. 1, pp. 47–55, 2010.
- [17] A. K. Kureshi and M. Hasan, "Performance comparison of CNFET- and CMOS-based 6T SRAM cell in deep submicron," *Microelectronics Journal*, vol. 40, no. 6, pp. 979–982, 2009.
- [18] C.-N. Lee, "Independently tunable mixed-mode universal biquad filter with versatile input/output functions," *AEÜ International Journal of Electronics and Communications*, vol. 70, no. 8, pp. 1006–1019, 2016.
- [19] S. A. Mahmoud, "Low voltage current-mode digitally controlled VGA based on digitally programmble current conveyors," in Proceedings of the 2008 IEEE International 51st Midwest Symposium on Circuits and Systems, MWSCAS, pp. 814–817, USA, August 2008.
- [20] S. A. Mahmoud, M. A. Hashiesh, and A. M. Soliman, "Digitally controlled fully differential current conveyor: CMOS realization and applications," in *Proceedings of the IEEE International Symposium on Circuits and Systems 2005, ISCAS '05*, pp. 1622– 1625, IEEE, Kobe, Japan, May 2005.
- [21] K. J. Kuhn, "CMOS scaling for the 22 nm node and beyond: device physics and technology," in *Proceedings of the International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA '11)*, pp. 1-2, IEEE, Hsinchu, Taiwan, April 2011.
- [22] A. Singh, M. Khosla, and B. Raj, "Comparative analysis of carbon nanotube field effect transistor and nanowire transistor for low power circuit design," *Journal of Nanoelectronics and Optoelectronics*, vol. 11, no. 3, pp. 388–393, 2016.
- [23] M. L. P. Tan and G. Lentaris, "Device and circuit-level performance of carbon nanotube field-effect transistor with benchmarking against a nano-mosfet," *Nanoscale Research Letters*, vol. 7, pp. 1–10, 2012.
- [24] W. Tangsrirat and T. Pukkalanun, "Digitally programmable current follower and its applications," *AEÜ International Journal of Electronics and Communications*, vol. 63, no. 5, pp. 416–422, 2009.
- [25] M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein, "Scaling, power, and the future of CMOS," in Proceedings of the IEEE International Electron Devices Meeting, IEDM '05, IEEE, New Jersey, NJ, USA, December 2005.
- [26] T. Ihn, J. Güttinger, F. Molitor et al., "Graphene single-electron transistors," *Materials Today*, vol. 13, no. 3, pp. 44–50, 2010.

[27] A. Imran, M. Hasan, A. Islam, and S. A. Abbasi, "Optimized design of a 32-nm CNFET-based low-power ultrawideband CCII," *IEEE Transactions on Nanotechnology*, vol. 11, no. 6, pp. 1100–1109, 2012.

- [28] A. Jorio, G. Dresselhaus, and M. S. Dresselhaus, Carbon Nanotubes: Advanced Topics in the Synthesis, Structure, Properties and Applications, vol. 111, Springer, Berlin, Germany, 2007.
- [29] I. A. Khan and M. T. Simsim, "A novel impedance multiplier using low voltage digitally controlled CCII," in *Proceedings of* the IEEE GCC Conference and Exhibition, GCC '11, pp. 331–334, IEEE, Dubai, United Arab Emirates, February 2011.
- [30] F. Khateb, A. Lahiri, C. Psychalinos, M. Kumngern, and T. Kulej, "Digitally programmable low-voltage highly linear transconductor based on promising CMOS structure of differential difference current conveyor," AEÜ - International Journal of Electronics and Communications, vol. 69, no. 7, pp. 1010–1017, 2015.
- [31] D. M. Kim and Y.-H. Jeong, Nanowire Field Effect Transistors: Principles and Applications, vol. 43, Springer, Berlin, Germany, 2014.
- [32] S. Minaei, M. A. Ibrahim, and H. Kuntman, "DVCC based current-mode first-order all-pass filter and it's application," in *Proceedings of the 10th IEEE International Conference on Electronics, Circuits and Systems, ICECS '03*, pp. 276–279, Sharjah, United Arab Emirates, IEEE, December 2003.
- [33] S. Minaei and E. Yuce, "All-grounded passive elements voltage-mode DVCC-based universal filters," *Circuits, Systems and Signal Processing*, vol. 29, no. 2, pp. 295–309, 2010.
- [34] J. F. Witte, J. H. Huijsing, and K. A. A. Makinwa, "A current-feedback instrumentation amplifier with 5 μν offset for bidirectional high-side current-sensing," *IEEE Journal of Solid-State Circuits*, vol. 43, no. 12, pp. 2769–2775, 2008.



















Submit your manuscripts at www.hindawi.com











International Journal of Antennas and

Propagation











