

## Research Article

# The Design and Thermal Reliability Analysis of a High-Efficiency K-Band MMIC Medium-Power Amplifier with Multiharmonic Matching

Y. Shang,<sup>1</sup> H. Xu,<sup>1</sup> J. Mo,<sup>1</sup> Z. Wang,<sup>1</sup> X. Xu,<sup>1</sup> Z. Tu,<sup>1</sup> X. Zhang,<sup>2</sup>  
H. Zheng,<sup>1</sup> W. Chen,<sup>1</sup> and F. Yu<sup>1</sup>

<sup>1</sup>School of Aeronautics and Astronautics, Zhejiang University, No. 38 Zheda Road, Hangzhou 310027, China

<sup>2</sup>Hangzhou College of Commerce, Zhejiang Gongshang University, No. 18, Xuezheng Street, Hangzhou 310018, China

Correspondence should be addressed to J. Mo; [jiongjiongmo@zju.edu.cn](mailto:jiongjiongmo@zju.edu.cn)

Received 18 March 2016; Accepted 21 April 2016

Academic Editor: Gerard Ghibaudo

Copyright © 2016 Y. Shang et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

A new high-efficiency K-band MMIC medium-power amplifier (PA) is designed with multiharmonic matching using GaAs pHEMT process technology. It has an operation frequency centered at 26 GHz with a bandwidth of 2 GHz. A 20 dBm 1 dB-compression-point output power and 40% efficiency are achieved. A novel thermal reliability analysis method based on ICEPAK is proposed also to evaluate its thermal characteristic. The test result by using a QFI InfraScope™ infrared imaging system is compared with the simulation result. It agrees well with an accuracy within  $\pm 1^\circ\text{C}$  differences, which reflects the advantages of the thermal analysis method with respect to accuracy and convenience for use.

## 1. Introduction

GaAs monolithic microwave integrated circuit (MMIC) power amplifier (PA) design is a cutting-edge technology, which is widely used in the fields of communication [1–3], point-to-point network [4, 5], phased array radar system [6], and so forth. The trend of GaAs MMIC PA development is aiming at small size, high efficiency, and high reliability [7–10]. Especially, in the area of space application, due to the strict limitation of payload power supply and the high difficulty of payload repairing, the efficiency and reliability become two of the most important factors which have to be considered at the beginning of GaAs MMIC PA designs.

Recently, high-efficiency GaAs MMIC medium-power amplifier design has attracted increasing attentions. The authors in [11] have introduced a 4-stage broadband PA using GaAs pHEMT process with 24 dBm 1 dB-compression-point output power (P-1dB), 15% power added efficiency (PAE), and 3.36 mm<sup>2</sup> chip size, over the frequency band from 17 GHz to 26 GHz. A K-band driver amplifier and a K-band PA are introduced in [12]. The 6-stage power amplifier delivered

23 dBm output power from 17 GHz to 36 GHz with 8% PAE and 22.5 dBm from 36 GHz to 40 GHz with 14% PAE. The 4-stage driver amplifier has achieved a 23.5 dBm output power with 11% PAE from 18 GHz to 35 GHz and 22 dBm output power with 8% PAE from 35 GHz to 40 GHz. In [13], the authors have proposed a K-band broadband amplifier for local multipoint distribution system (LMDS) application. It has an operation frequency range from 24 GHz to 28 GHz, 19.8 dBm P-1dB, and 19.8% associated PAE with a chip size of less than 3.53 mm<sup>2</sup>. A K-band high-efficiency PA using 0.15  $\mu\text{m}$  GaAs pHEMT process technology is designed by the authors in [14]. The proposed PA has achieved 22 dBm P-1dB and 30% associated gain with a chip size of 1.5 mm<sup>2</sup>. In [15], the authors have demonstrated the design and test of a K-band GaAs MMIC which delivers a 22 dBm P-1dB and 21% PAE. In order to improve PA's efficiency, harmonic matching method is a key technique which has been used by many researchers. In [16], the authors have introduced a high-efficiency PA design using input and output harmonic terminations. The proposed PA has achieved an efficiency of 37% to 49% across its operation frequency band. A harmonic




FIGURE 1: The block diagram of the proposed power amplifier.

matching method has been employed by the authors in [17] to design high-efficiency class-F MMIC PAs. The proposed PA has demonstrated an efficiency of 70% PAE for single-band 5.5 GHz PA, 58% PAE for 5 GHz PA, and 51% PAE for 12 GHz multiband PAs. In [18], the authors have proposed an ultrahigh-efficiency X-band class-E PA with broadband harmonic termination. The designed PA has demonstrated 49%–65% PAE over the frequency band of 9 GHz–10 GHz with 19 dBm–22 dBm output power.

In order to verify the reliability of the designed GaAs MMIC PAs, thermal analyses are performed. Many thermal simulation tools have been developed in the market. However, most of them are applied for general purpose [19]. Flotherm and ICEPAK are the tools for system-level thermal analysis [20–22]. On the other end of the spectrum, TCAD and APDT are most widely used for transistor-level thermal analysis, the user of which has to provide detailed information about the transistor down to the concentration of the semiconductor impurity [23–26]. Therefore, in order to estimate the thermal property of the designed MMIC PAs, a new method has to be proposed for accurate thermal simulation with less complexity and time consumption. Among the above simulation tools, ICEPAK is an advanced thermal analysis tool designed by ANSYS as its part of CFD suite. It is a great thermal analysis tool which has been widely used in electronics [20–22]. It has a great graphic user interface (GUI) and a comprehensive model library. With a suitable thermal model of GaAs MMIC PAs, it can be an ideal tool for thermal reliability analyses.

In this paper, a new high-efficiency K-band medium-power amplifier using multiharmonic matching is introduced. It achieves a 20 dBm P-1dB and a high PAE of 40% with a chip size of 2.64 mm<sup>2</sup>. In order to verify the thermal reliability, by using ICEPAK, an effective thermal model has been developed to simulate the entire GaAs MMIC PA at one go, with accuracy of less than ±1°C temperature difference compared with the thermal image test using QFI InProScope.

## 2. PA Circuit Design

The proposed PA is fabricated by using the 0.15 μm GaAs pHEMT technology. The typical parameters of the technology are illustrated in Table 1.

The designed circuit consists of three stages as illustrated in Figure 1. The first stage is 2 × 20 μm pHEMT structure; the main purpose of this stage is to provide high linear gain for the whole circuit. The second stage is 2 × 50 μm pHEMT structure; it provides enough power to the input of the third

TABLE 1: Typical DC and RF characteristics of 0.15 μm pHEMT process.

Parameter	Typical value
Pinch-off voltage ( $V_{PO}$ )	−1.3 V
Breakdown voltage ( $V_{DG}$ )	16 V
Saturated drain current ( $I_{dss}$ )	465 mA/mm
Maximum drain current ( $I_{max}$ )	620 mA/mm
Peak transconductance ( $g_m$ )	460 mS/mm
Transition frequency ( $f_t$ )	90 GHz

stage in order to drive the third stage into saturation region. The third stage is a 4 × 65 μm pHEMT structure and is the main part to deliver the required power to the circuit output. However, the third stage is the critical stage associated with the output power and efficiency of the designed PA. Therefore, in the following, the introduction is concentrated on the third stage only.

With respect to the third stage, the overall power input and output satisfy the following equation:

$$P_{DC} + P_{in} = P_{diss} + P_{out}, \quad (1)$$

where the total DC power is defined as  $P_{DC} = P_{DC-G} + P_{DC-D} = V_{DS}I_D + V_{GS}I_G$  with  $V_{DS}$  and  $I_D$  being the drain source voltage and current of the third stage FET;  $V_{GS}$  and  $I_G$  are its gate voltage and current.  $P_{diss}$  and  $P_{out}$  are the power dissipated as heating and the total power delivered to the output port. The dissipated power and the total output power can be further written as in (2) with “ $n$ ” indicating the number of harmonics, “ $\phi$ ” is the angle difference between the voltage, and the current of the  $n$ th harmonic

$$P_{diss} = \frac{1}{T} \int_0^T v_{DS}(t) \cdot i_D(t) dt, \quad (2)$$

$$P_{out} = P_{fund} + P_{harm} = P_{fund} + \frac{1}{2} \sum_{n=2}^{\infty} V_n I_n \cos(\phi_n).$$

Therefore, in ideal case, when the dissipated power  $P_{diss}$  and harmonic frequency power  $P_{harm}$  are both zero, then the total output power of the PA equals the power of the fundamental frequency; the efficiency of the pHEMT reaches its maximum value of 100%. The PAE of the pHEMT is defined as follows:

$$PAE = \frac{P_{out} - P_{diss} - P_{in}}{P_{DC}} 100\%. \quad (3)$$




FIGURE 2: The source (a) and load (b) pull PAE contour of harmonics for the  $4 \times 65 \mu\text{m}$  pHEMT.

As illustrated in (3), when the harmonic frequency power is minimized, the total output power is maximized; it further leads to the minimization of dissipated power. The final PAE of the pHEMT is maximized. However, in most of the cases, only the second and third harmonics are significant and considered. With this in mind, the source-pull simulation of the pHEMT is illustrated in Figure 2. The horizontal axis is the phase of the second harmonic; the vertical axis is the phase of the third harmonic. The map indicates the PAE of the pHEMT at different harmonic phase grid. As demonstrated, the PAE changing is insensitive to the third harmonic phase change with only a slight discontinuity approximately between 250 degrees and 270 degrees. On the contrary, the PAE is very sensitive to the phase change of second harmonic; it reaches a maximum value of 41.7% at the phase sweeping between 205 degrees and 225 degrees. This result echoes the assumption made early that the higher harmonic is nonsignificant to the final harmonic power. It also indicates that only the second harmonic is worth mentioning during the input and output matching network design of the FET.

Figure 3 demonstrates the schematic circuit design of the per-matching network for the FET. It consists of two quarter-wavelength shunt transmission lines TLa and TLc with respect to the second harmonic frequency, which eliminates the harmonic effect from the second and third stage outputs.

The transmission line and capacitor pair, TLb-C1 and TLd-C2, are for the purpose of input and output matching; they also have the use of tuning the harmonic frequency phase, especially for C1 and C2. The length of TLb and TLd can be arranged with respect to interconnection between two stages and the requirements of chip size. The photograph of the fabricated pHEMT MMIC power amplifier is illustrated in Figure 4 with chip size of  $2.2 \text{ mm} \times 1.2 \text{ mm}$ .




FIGURE 3: The multiharmonic prematching network for the  $4 \times 65 \mu\text{m}$  pHEMT cell.




FIGURE 4: Photograph of the fabricated pHEMT MMIC power amplifier.

The test results of the designed PA are done by using a network analyzer. The bias voltages of  $V_D = 5 \text{ V}$  and  $V_G = -0.9 \text{ V}$ . The typical frequency response of the power amplifier is shown in Figure 5 along with the simulation results. Within its operation frequency band, the linear gain (S21) is greater than 25.5 dB, and the input reflection is better than 15 dB.




FIGURE 5: The simulated and measured S parameter for the designed PA.




FIGURE 6: The simulated and measured P-1dB and PAE.

The output power and PAE are shown in Figure 6. As illustrated, the P-1dB is 20 dBm, and the corresponding PAE is 40% across the entire operation frequency band from 25 GHz to 27 GHz. However, the measured PAE is slightly better than the simulation result. On the other hand, the P-1dB is somewhat lesser than the simulated one. The reason can be that such change could be attributable to the variation of the process technology and the uncertainty of the test system.

### 3. Thermal Analysis

In order to evaluate the thermal characteristic of the designed PA, a thermal model is constructed in ICEPAK at the first




FIGURE 7: The schematic drawing of each layer for the simulation model.

instance. Herein, the overall model includes two parts: one is the designed PA and the other one is the heat sink on which the PA is mounted. A schematic drawing of each layer is illustrated in Figure 7.

The top three layers represent the MMIC PA circuit, which includes a layout pattern, GaAs epitaxial layer, and Au. The layout pattern is the main heat source which contains all the active circuit, transmission lines, and DC bias lines. The material for the layout pattern is all gold with thermal conductivity of 313 W/m·K. Then, an adhesive layer of solder material is used to mount the MMIC onto the top of molybdenum copper substrate. Finally, the PA and the substrate are fixed on a test platform. A layer of thermal grease is used to ensure the contact between the substrate and the heat sink. This model not only has a simple structure with respect to the simulation modeling but also can be generalized to different GaAs pHEMT based power amplifier design.

The simulation is done in two aspects. Figure 8 shows the case where only the three pHEMTs are simulated without any other information. The highest temperature is approximately 107.69°C.

Figure 9 demonstrates the simulation result of the equivalent circuit of the designed PA. The hottest area is the third stage pHEMT with a temperature of 97.85°C which is responsible for delivering the requirement power to the output of the circuit. There is a 10°C difference from the previous section. This is due to that some of the heat has been dissipated from the pHEMT periphery such as the transmission line connected to the pHEMT and the vias connected to the back metal.

The thermal test of the designed PA using a QFI thermal imaging system InfraScope was performed to evaluate its thermal characteristic under full operation condition ( $V_{DS} = 5$  V,  $I_{DS} = 60$  mA) and assess the simulation method proposed. As illustrated in Figure 10, the thermal image of the third stage pHEMT has the highest temperature which is around 97.86°C, only a small deviation from the simulation result. This indicates that the proposed thermal analysis is able to predict the thermal characteristic accurately.

### 4. Discussion

As stated in Section 2, the designed PA has achieved a PAE of 40% over its entire operation band with a minimum of




FIGURE 8: Thermal simulation of the PA with only three-pHEMT structure.




FIGURE 9: The simulation result of the designed PA using ICEPAK.

20 dBm P-1dB. The efficiency comparison of the K-band medium PAs and our work is illustrated in Table 2. From the efficiency point of view, our proposed PA achieved highest efficiency.

The thermal analysis is performed using a thermal model which is equivalent to the overall power amplifier circuit with ICEPAK software. The comparison of the simulation result and thermal imaging test result indicates that the method used herein is able to provide no more than  $\pm 1^\circ\text{C}$  accuracy estimation. The GUI (see Figure 11) of ICEPAK allows the user to build the equivalent simulation model more easily and fast. It also proves that it is not necessary to know the detailed information of the MMIC epitaxial layers and all the impurity concentrations. In case of thermal reliability design, it can accurately model the relative operation temperature of the designed MMIC by knowing the structure of the pHEMT

and provide information such as the area of metal around transistor and the number of vias that are necessary during the MMIC design, especially in the case of high-power-density PA design. It also has the advantages of reducing the design cost due to chip fabrication and test and decreasing the design time cycling by reducing the design iteration used.

It also suggests that the thermal analysis can be done along with the PA's circuit design with a coarse drawing of the largest pHEMT cell, due to the highest power density occurring at those ranges. The fine simulation that can be at the stage of the overall circuit is almost certain stage to improve the design efficiency.

With respect to the proposed PA, it is applied to spaceborne phased array radar. One of the most troublesome reliability problems of the overall radar system is its PA, especially the thermal reliability of the proposed PA. With the same

TABLE 2: The efficiency comparison of K-band PAs.

Reference	Process/topology	Frequency	$P_{1dB}$	PAE	Chip size
[11]	GaAs pHEMT/4 stages	17–26 GHz	24 dBm	15%	4.20 mm × 1.80 mm
[12]	GaAs pHEMT/4 stages	18–35 GHz	23.5 dBm	11%	4.70 mm × 1.90 mm
		35–40 GHz	22 dBm	8%	
	GaAs pHEMT/6 stages	17–36 GHz	23 dBm	8%	NA
		36–40 GHz	22.5 dBm	14%	
[13]	GaAs pHEMT/2 stages	24–28 GHz	19.8 dBm	19.8%	1.44 mm × 2.45 mm
[14]	GaAs pHEMT/4 stages	17–35 GHz	22 dBm	30%	1.50 mm × 1.00 mm
[15]	GaAs pHEMT/3 stages	20–30 GHz	22 dBm	21%	1.44 mm × 2.45 mm
<i>This work</i>	<i>GaAs pHEMT/4 stages</i>	<i>25–27 GHz</i>	<i>20 dBm</i>	<i>40%</i>	<i>2.20 mm × 1.20 mm</i>



FIGURE 10: The infrared image of chip A under  $V_{DS} = 5$  V and  $I_{DS} = 60$  mA.

FIGURE 11: The example GUI window from ICEPAK.

output power, the higher output efficiency will lead to a lower dissipated power on its pHEMT and, further, lead to a longer device life time. Therefore, the thermal design is one of important design factors during the PA design. In this paper, the working temperature range for the proposed PA is designed between  $-40^{\circ}\text{C}$  and  $85^{\circ}\text{C}$ . The final thermal test result has shown  $97.86^{\circ}\text{C}$  under normal bias condition at room temperature and the PAE at the same condition is not

less than 40%. Accordingly a widely used device junction temperature model is defined as  $T_j = T_{\text{base}} + R_{\text{th}}P_{\text{diss}}$  [27], which gives a proximate device junction temperature from  $32.86^{\circ}\text{C}$  to  $157.86^{\circ}\text{C}$ , which is well below the normal GaAs pHEMT device junction temperature. This guarantees that the proposed device will have less chance to have thermal reliability problem during normal working condition. The aim of this analysis is achieved in this paper.

## 5. Conclusion

This paper has introduced the design of a K-band PA with multiharmonic matching. The final realized MMIC has a size of  $2.64\text{ mm}^2$ , 20 dBm P-1dB, and a high associated PAE of 40%. A thermal analysis method is proposed for the verification of thermal reliability. By introducing the proposed equivalent thermal model in ICEPAK, accurate thermal characteristics of the designed MMIC PA have been achieved with less than  $\pm 1^{\circ}\text{C}$  of peak temperature difference comparing to the thermal image test result.

## Competing Interests

The authors declare that they have no competing interests.

## Acknowledgments

This work was supported by the National Science Foundation of China under Grant 61401395 and the Scientific Research Fund of Zhejiang Provincial Education Department under Grant Y201533913.

## References

- [1] Z. M. Tsai, K. Y. Lin, and H. Wang, "A 71–80 GHz medium power amplifier using 4-mil  $0.15\text{-}\mu\text{m}$  GaAs-PHEMT technology," in *Proceedings of the Asia-Pacific Microwave Conference (APMC '11)*, pp. 1130–1133, 2011.
- [2] A. Rasmi, A. Marzuki, M. A. Ismail, A. I. Abdul Rahim, M. R. Yahya, and A. F. A. Mat, "0.5  $\mu\text{m}$  GaAs PHEMT medium power amplifier design using simple RC feedback amplifier for wireless LAN applications," in *Proceedings of the Asia-Pacific Microwave Conference*, pp. 1–4, December 2008.

- [3] C.-G. Yuan, S. M. J. Liu, D.-W. Tu et al., "0.15 micron gate 6-inch pHEMT technology by using I-line stepper," in *CS MANTECH Conference*, Tampa, Fla, USA, May 2009.
- [4] S. Chen and S. Nayak, "A 1/2 Watt high linearity and wide bandwidth PHEMT driver amplifier MMIC for millimeter-wave applications," in *Proceedings of the IEEE MTT-S International Microwave Symposium Digest*, pp. 1863–1866, IEEE, San Francisco, Calif, USA, 2006.
- [5] V. Camarchia, S. Donati Guerrieri, G. Ghione et al., "A K-band GaAs MMIC doherly power amplifier for point-to-point microwave backhaul applications," in *Proceedings of the International Workshop on Integrated Nonlinear Microwave and Millimetre-Wave Circuits (INMMiC '14)*, pp. 1–3, Leuven, Belgium, April 2014.
- [6] A. A. Lane, J. A. Jenkins, C. R. Green, and F. A. Mayers, "S and C band GaAs multifunction MMICs for phased array radar," in *Proceedings of the 11th Annual Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, Technical Digest*, pp. 259–262, San Diego, Calif, USA, October 1989.
- [7] S.-J. Cho, C. W. Wang, and N.-Y. Kim, "High power density AlGaAs/InGaAs/GaAs PHEMTs using an optimised manufacturing process for Ka-band applications," *Microelectronic Engineering*, vol. 113, pp. 11–19, 2014.
- [8] P. Colantonio, F. Giannini, and E. Limiti, *High Efficiency RF and Microwave Solid State Power Amplifiers*, Department of Electronic Engineering, University of Roma, Tor Vergata, Italy, 2009.
- [9] S. Kayali, G. Ponchak, and R. Shaw, *GaAs MMIC Reliability Assurance Guideline for Space Applications*, Jet Propulsion Laboratory, California Institute of Technology Pasadena, California, Calif, USA, 1996.
- [10] W. J. Roesch, "The ROCS workshop and 25 years of compound semiconductor reliability," *Microelectronics Reliability*, vol. 51, no. 2, pp. 188–194, 2011.
- [11] H. J. Siweris, T. Grave, L. Schleicher, H. Riechert, J. E. Muller, and W. Kellner, "A K-band monolithic HEMT medium power amplifier," in *Proceedings of the 25th European Microwave Conference*, vol. 2, pp. 1105–1109, Bologna, Italy, September 1995.
- [12] K. M. Simon, R. M. Wohlert, J. P. Wendler, L. M. Aucoin, and D. W. Vye, "K through Ka-band driver and power amplifiers," in *Proceedings of the Microwave and Millimeter-Wave Monolithic Circuits Symposium, Digest of Papers*, pp. 29–32, IEEE, June 1996.
- [13] Y. G. Kim, J. H. Lee, and C. S. Park, "A PHEMT MMIC broadband power amplifier for LMDS," in *Proceedings of the IEEE Radio and Wireless Conference (RAWCON '98)*, vol. 98, pp. 121–124, IEEE, Colorado Springs, Colo, USA, 1998.
- [14] P.-C. Huang, Z.-M. Tsai, K.-Y. Lin, and H. Wang, "A 17–35 GHz broadband, high efficiency PHEMT power amplifier using synthesized transformer matching technique," *IEEE Transactions on Microwave Theory and Techniques*, vol. 60, no. 1, pp. 112–119, 2012.
- [15] Y. Sasaki, H. Kurusu, H. Hoshi, T. Hisakaa, and Y. Mitsui, "20–30GHz broadband MMIC power amplifiers with compact flat gain PHEMT cells," in *Proceedings of the IEEE MTT-S International Microwave Symposium Digest*, vol. 2, pp. 1067–1070, Phoenix, Ariz, USA, May 2001.
- [16] P. Colantonio, F. Giannini, E. Limiti, and V. Teppati, "An approach to harmonic load- and source-pull measurements for high-efficiency PA design," *IEEE Transactions on Microwave Theory and Techniques*, vol. 52, no. 1, pp. 191–198, 2004.
- [17] G. Nikandish, E. Babakrpur, and A. Medi, "A harmonic termination technique for single- and multi-band high-efficiency class-F MMIC power amplifiers," *IEEE Transactions on Microwave Theory and Techniques*, vol. 62, no. 5, pp. 1212–1220, 2014.
- [18] T. K. Quach, P. M. Watson, W. Okamura et al., "Ultrahigh-efficiency power amplifier for space radar applications," *IEEE Journal of Solid-State Circuits*, vol. 37, no. 9, pp. 1126–1134, 2002.
- [19] AWR, *AWR MMIC Flow White Paper*, AWR, El Segundo, Calif, USA, 2012.
- [20] ANSYS, *ANSYS Icepak Delivers Powerful Technology for Electronics Thermal Management*, Application Brief, ANSYS, Canonsburg, Pa, USA, 2011.
- [21] S. Scampoli, *Staying Cool with ANSYS Icepak: Thermal Management Solution Predicts Air Flow and Heat Transfer in Electronic Designs So Engineers Can Protect Heat-Sensitive Components*, ANSYS, Canonsburg, Pa, USA, 2009.
- [22] ANSYS, *Multiphysics Simulation of a Printed Circuit Board*, Application Brief, ANSYS, Canonsburg, Pa, USA, 2014.
- [23] T. Zhang, "Ansys second development method and application in transient thermal simulation," in *Proceedings of the International Conference on Computer Science and Software Engineering*, pp. 643–645, Wuhan, China, December 2008.
- [24] J.-S. Lan and M.-L. Wu, "An analytical model for thermal failure analysis of 3D IC packaging," in *Proceedings of the 15th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE '14)*, pp. 1–5, Ghent, Belgium, April 2014.
- [25] M. Xie, K. C. Toh, and D. Pinjala, "An adaptable compact thermal model for BGA packages," in *Proceedings of the 4th Electronics Packaging Technology Conference*, pp. 304–311, December 2002.
- [26] C. Sohrmann, A. Heinig, M. Dittrich, R. Jancke, and P. Schneider, "Electro-thermal co-design of chip-package-board systems," in *Proceedings of the 19th International Workshop on Thermal Investigations of ICs and Systems*, Berlin, Germany, September 2013.
- [27] S. C. Chen, B. L. Hsiao, F. Chou, K. Yu, H. C. Chou, and C. S. Wu, "An investigation and comparison of 45-degree spread the model and other techniques to extract junction temperature of HBT and PHEMT for reliability life test," in *Proceedings of the Reliability of Compound Semiconductors Workshop (ROCS '05)*, pp. 81–83, 2005.



**Hindawi**

Submit your manuscripts at  
<http://www.hindawi.com>

