


Research Article

A 0.9 V, 8T2R nvSRAM Memory Cell with High Density and Improved Storage/Restoration Time in 28 nm Technology Node

Jiayu Yin, Wenli Liao, and Chengying Chen 

School of Opto-Electronic and Communication Engineering, Xiamen University of Technology, Xiamen 361024, China

Correspondence should be addressed to Chengying Chen; chenchengying363@163.com

Received 5 November 2022; Revised 23 January 2023; Accepted 3 February 2023; Published 14 February 2023

Academic Editor: Gerard Ghibaudo

Copyright © 2023 Jiayu Yin et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Combining with a static random-access memory (SRAM) and resistive memory (RRAM), an improved 8T2R nonvolatile SRAM (nvSRAM) memory cell is proposed in this study. With differential mode, a pair of 1T1R RRAM is added to 6T SRAM storage node. By optimizing the connection and layout scheme, the power consumption is reduced and the data stability is improved. The nvSRAM memory cell is realized with UMC CMOS 28 nm 1p9m process. When the power supply voltage is 0.9 V, the static noise/read/write margin is 0.35 V, 0.16 V, and 0.41 V, respectively. The data storage/restoration time is 0.21 ns and 0.18 ns, respectively, with an active area of $0.97 \mu\text{m}^2$.

1. Introduction

SRAM is a well-known high-speed and low-power cache. However, when the system is powered off, the data of the storage node cannot be saved, which limits the use of SRAM in applications. For ATM, railway controller, and other equipment, it is necessary to store real-time data in case of power failure. After the power supply of the system rises, the data can be restored to the original state. EEPROM, EPROM, Flash, and other nonvolatile memories can store data in real time, but they all have some performance problems. In recent years, in order to solve the volatile problem of SRAM, academia and industry have begun to study nvSRAM. Compared with traditional SRAM, nvSRAM has the same performance and nonvolatile function, which provides guarantee for high-end instruments and equipment to store data in real time.

As a new nonvolatile memory, RRAM has the advantages of high density, low-power consumption, and compatibility with the CMOS technology. Therefore, based on the nonvolatile and high stability of RRAM, various nvSRAM memory cell structures combined with RRAM are proposed. Table 1 summarizes the advantages and disadvantages of the four mainstream NVMs.

Garbin et al. proposed the 6T2R nvSRAM structure [5], which parallels a pair of RRAMs on the storage nodes and uses the high- and low-resistance states of RRAM to realize data storage. But the stability of SRAM will also decline, and the existence of DC short-circuit current will increase power consumption. An 8T2R nvSRAM cell is presented in [6], which controls the conduction branch by adding two MOS transistors in series with RRAM, so as to avoid DC short-circuit current of 6T2R structure. The structure adopts differential mode and has good data restoration efficiency. Turkyilmaz et al. proposed a RRAM-based FPGA solution [7], integrating the nonvolatile RRAM into the configuration unit and register, so as to restore FPGA data immediately. The scheme adopts 22 nm LETI-FDSOI process and nvSRAM with 8T2R structure. The increased control signal will increase the chip area in this structure. Wei et al. proposed a 7T1R structure [8]. This scheme adopts single mode and directly adds a 1T1R memory cell to the storage node of SRAM. Compared with the structure of 8T2R, this structure has higher integration and high-fault margin in data restoration, but MOS and NVM devices are greatly affected by the process. In the 6T2R nvSRAM [9], the load PMOS of SRAM is replaced by RRAM, and the access transistor is replaced by the transmission gate. The cell has

The data storage operation is shown in Figure 3. When $Q = 0$, $QB = 1$, RRAM1 and RRAM2 are in the state of high- and low-resistance, respectively. When the system power supply of nvSRAM fails, nvSRAM switches to data storage mode. At this time, VD switches to RVD. The voltage of node QB rises to RVD with the change of VD, and Q is always low. Meanwhile, RBL and RBLB are high. When RWL is turned on, the upper and lower electrodes of RRAM1 have a large voltage difference. A set operation is carried out, and the resistance of RRAM2 remains unchanged. When both RBL and RBLB are low and RWL is turned on, RRAM2 performs reset operation. Then, RRAM1 resistance remains unchanged. By controlling RBL, RBLB, and the system power supply of nvSRAM, the bipolar RRAM resistance value can be changed, so as to achieve the purpose of data storage.

The data restoration operation is shown in Figure 4. The two RRAMs are in the state of low- and high-resistance, respectively. At this moment, the power supply voltage is low and no data is stored in the storage node. When the power supply gradually rises from 0 to VD and RWL is turned on, the voltage of RBL and RBLB becomes low through the control of read drive circuit. When decoded by the clock control circuit and the address decoding control circuit, the RWL is high, making MN5 and MN6 turn on. The conduction of MN6 makes the voltage of RRAM2 gradually higher, while the conduction of MN5 makes the voltage of RRAM1 gradually lower. When the power supply is restored, the voltage of the two storage nodes is restored to low and high, respectively.

3. Memory Cell Size Analysis

In reading process, if the memory cell is not designed properly, it will make data read incorrectly. This phenomenon is called destructive reading problem. In order to avoid this problem, the transistor size of memory cell must meet certain requirements. The read operation of nvSRAM is shown in Figure 5. When $Q = 1$ and $QB = 0$, the voltages of the two-bit lines and WL are high, MN3 and MN4 are on at this time, and BLB, MN4, and MN2 form a path from power supply to ground. If the size of MN4 is larger than MN2, it is equivalent to two transistors dividing the voltage of BLB, and the large size of MN4 makes the storage node QB have a large voltage. When the voltage of V_{n2} is greater than the threshold of MN1, the voltage of the storage node will flip, resulting in the loss of original data.

To avoid the problem of destructive readout, when designing memory cell size, it must ensure that the voltage of V_{n2} is less than the flip threshold V_s of the left inverter. In the best case, the voltage of V_{n2} is less than the threshold of transistor MN1 to avoid turning on MN1. At this time, when the voltage of bit line BLB is approximately equal to power supply voltage VDD and node QB does not make an error, the voltage of V_{n2} is less than the flip threshold V_s of the left inverter. By analyzing the state of each transistor at the critical point, it can be seen that MN3 works in the




FIGURE 3: Data storage operation.




FIGURE 4: Data restoration operation.




FIGURE 5: Read operation.

saturation region and MN2 works in the linear region. Assuming that the flip threshold V_s of the inverter is half of the power supply voltage, that is, $V_{n2} = V_s = V_{DD}/2$, and $V_{BLB} = V_{DD}$. Then, substitute it into the current equation of the transistor. Since the currents of MN3 and MN2 are the same, equation (1) is obtained. Meanwhile, the cell ratio (CR) of the memory cell is defined, as shown in equation (2).

$$\frac{k_{n,MN3}}{2} \left(\frac{V_{DD}}{2} - V_{Tn} \right)^2 = k_{n,MN2} \left[(V_{DD} - V_{Tn}) \frac{V_{DD}}{2} - \frac{V_{DD}^2}{8} \right]. \quad (1)$$

$$CR = \frac{(W_{MN2}/L_{MN2})}{(W_{MN3}/L_{MN3})}. \quad (2)$$

To calculate the two equations, the CR value must meet the conditions greater than 1.5 in order to avoid destructive reading operation. Moreover, with the increasing value of CR, the voltage of Vn2 is closer to zero, and the reading capacity of the memory cell is stronger. Similarly, write operation is shown in Figure 6. When BL is high and BLB is low, in internal storage nodes $Q = 0$ and $QB = 1$, respectively, so there are two paths in the memory at this time. One is formed by BL, MN4, MN1, and Vs, and the other is formed by power supply VD, MP2, MN3, and BLB. During the read operation, the size of MN2 must be larger than MN3, which will make the high voltage on BL unable to be written to the storage node Q. Therefore, the key path of write operation is

the path between the power supply and BLB. Only when the size of MN3 is large, MN3 and MP2 divide the voltage. At present, the voltage Vn2 of the storage node is less than the threshold of MP1. When the voltage of storage node is pulled down, MP1 will turn on, so as to ensure the correct writing of data.

Considering the process mismatch and other problems, the voltage of Vn2 should preferably be less than the threshold of the transistor. Meanwhile, both transistors MP2 and MN3 operate in the linear region. Consistent with the assumption in read operation, it is assumed that the flip threshold of the inverter is half of the power supply voltage, so equation (3) can be obtained. The pull up ratio (PR) on memory cell is defined, as shown in equation (4).

After calculation, the PR must be less than 1.5 before the cell can be successfully written, and the smaller the PR value is, the stronger the writing ability of the cell is. Through theoretical analysis and circuit simulation, the size of each device in the memory is shown in Table 2.

$$k_{n,MN3} \left[(V_{DD} - V_{Tn}) \frac{V_{DD}}{2} - \frac{V_{DD}^2}{8} \right] = k_{n,MP2} \left[(V_{DD} - |V_{Tp}|) \frac{V_{DD}}{2} - \frac{V_{DD}^2}{8} \right], \quad (3)$$

$$PR = \frac{(W_{MP2}/L_{MP2})}{(W_{MN3}/L_{MN3})}. \quad (4)$$

The size of memory cell is mainly related to its stability, and the noise margin is an important parameter for the stable storage of data in the memory cell. The noise margin of nvSRAM mainly includes static noise margin (SNM) [10], read noise margin (RNM) [11–13], and write noise margin (WNM) [14]. The three-noise margin represents the anti-noise ability of the memory cell in three modes: data storage, reading, and writing. The measurement method of noise margin is mainly evaluated by voltage transfer curve (VTC).

For memory cell, CR determines the reading noise margin [15]. PR determines the write noise margin [16]. In order to avoid the occurrence of destructive read problem, CR must be greater than a certain value, so that the voltage of storage node Q is low and too high voltage will flip the data of reverse storage node. Therefore, a large CR is required in size design, so there is a large RNM. But a large CR will increase the leakage and layout area. In order to have enough WNM during write operations, a smaller PR is required. Therefore, in this memory cell, CR proposed is 2.2 and PR is 1.2.

4. Experimental Result

The memory cell was fabricated with the CMOS 28 nm 1p9m process. Figure 7 shows the micrograph of test chip and memory cell layout. The layout design of memory cell must conform to both the standard CMOS process rules and the

basic rules of RRAM. Each column and row share bit line and word line, so the word line and bit line will have large parasitic capacitance. In our work, four memory cells are taken as a whole with a common centroid and mirror layout. In this way, control signal lines can be multiplexed, and three layers of metal can realize high-density memory array.

As shown in Figure 8, RRAM is formed by resistive material. The lower electrode of RRAM is connected to metal 1 through Short VIA, and then connected to MOS transistor. The RRAM device in the middle is short circuited by a special mask layer. The upper electrode of RRAM is connected to RBL and RBLB through metal 2 [17].

The size of memory is $0.69 \mu\text{m} \times 1.41 \mu\text{m}$ with three-layer metal structure. Metal 1 is mainly used for internal wiring. Metal 2 is used for longitudinal wiring of BL, BLB, VD, VS, RBL, and RBLB, and Metal 3 is used for transverse wiring of WL and RWL. Limited by the process, the RRAM cell can only use metal 1 and metal 2. The bit line signal is wired with metal 2, which reduces the area of memory cell.

8T2R nvSRAM memory cell is improved based on traditional 6T SRAM. In order to verify the impact of adding RRAM on SRAM, the noise margin of 8T2R nvSRAM and 6T SRAM memory cell is verified. Adopting the VTC measurement method, the noise margin is shown in Figure 9. When the power supply voltage is 0.9 V, SNM is 0.35 V, RNM is 0.16 V, and WNM is 0.41 V. The noise margin of 6T SRAM memory cell is almost consistent with




FIGURE 8: The fabrication steps.




FIGURE 9: Three noise margins: (a) static noise margin (SNM); (b) read noise margin (RNM); and (c) write noise margin (WNM).




FIGURE 10: (a) Write 0 operation; (b) write 1 operation.




FIGURE 11: (a) Read 0 operation; (b) read 1 operation.




FIGURE 12: Result of writing data to 8 cells.

writes the data of the storage node to RRAM. When system enters the precharge mode, the data of SRAM storage node are lost. While entering restoration mode, the data are restored to the storage node of SRAM through the control circuit module and RBL drive module.

The performance comparison between our work and others is shown in Table 3. With the lowest power supply voltage, it adopts differential mode and has high density, and its characteristic size is the second smallest. It also has faster data storage and restoration time, which makes the data storage and restoration operation more efficient and reduces the risk of data loss.

The design of Reference [16] connects the upper electrode of RRAM to the latch node of SRAM and the lower electrode to the source of MOS transistor. At the same time, the drain is multiplexed with BL and BLB, respectively. The reuse of bit lines leads to the increase of parasitic capacitance, which increases the read delay of memory cell. In Reference [20], the upper electrode of RRAM is connected to drain, and the lower electrode is led out as a control signal. The high forming voltage will lead to high punch through voltage, which may damage the transistors. The 8T2R structure proposed parallels a pair of 1T1R RRAM cells on the latch nodes of 6T SRAM. The source of MOS transistor is




FIGURE 13: Result of reading data.




FIGURE 14: Result of data storage and restoration.

connected to the latch node of SRAM, and the drain is connected to the lower electrode of RRAM. The short current of the memory cell is suppressed by controlling the

switch of MOS transistor. Meanwhile, the upper electrode of RRAM is directly used as the control signal (RBL and RBLB) to avoid damage to the device caused by excessive forming

TABLE 3: Performance comparison of different nvSRAM memory cells.

	This work	[7]	[9]	[18]	[19]
Memory cell	8T2R	8T2R	10T1R	7T1R	4T2R
Technology	28 nm CMOS	22 nm FDSOI	130 nm STM	90 nm CMOS	90 nm CMOS
Power supply	0.9 V	1 V	1.8 V	1 V	4 V
Restoration mode	Differential	Differential	Differential	Single	Differential
Nonvolatile mode	Before power failure	Before power failure	Before power failure	Before power failure	Real time
Store time	0.21 ns	0.24 ns	NA	10 ns (set + reset)	1.45 ns
Restoration time	0.18 ns	0.22 ns	NA	4 ns	0.02 ns
Current (when storing data)	0–200 μ A	0–40 μ A	0–50 μ A	NA	0–230 μ A
Voltage (when storing data)	1.6 V	1.0 V	1.8 V	1.5 V	1.5 V
Memory cell size	0.97 μ m ²	5.44 μ m ²	41 μ m ²	1 μ m ²	0.6 μ m ²

voltage. The physical characteristics of RRAM are related to process. When the process deviates, the RRAM will initially be in a low-resistance state, resulting in device damage. During the layout design, dummy RRAM of different sizes will be added around the memory array to reduce the impact of process on RRAM. Affected by the advanced process, the development of Flash on the 28 nm node has also reached a bottleneck, so the RRAM technology of advanced process can make up for this shortcoming.

5. Conclusion

This study presents an improved 8T2R nvSRAM memory cell based on the RRAM technology for new nonvolatile and high-density memory applications. The memory cell is implemented with a UMC CMOS 28 nm 1p9m process. The experimental results show that when the power supply voltage is 0.9 V, the static noise margin is 0.35 V, the read noise margin is 0.16 V, and the write noise margin is 0.41 V. Its data store time is 0.21 ns and the data restoration time is 0.18 ns with an active area of only 0.97 μ m². It shows that the overall performance is better than the current similar nvSRAM memory cells.

Data Availability

The raw/processed data required to reproduce this work cannot be shared at this time as the data also form part of an ongoing study.

Conflicts of Interest

The authors declare that they have no conflicts of interest.

Acknowledgments

This work was supported by Xiamen Youth Innovation Fund Project (3502Z20206074) and Major Science and Technology Projects of Xiamen (3502Z20221022).

References

- [1] A. Chen, "A review of emerging non-volatile memory (nvm) technologies and applications," *Solid-State Electronics*, vol. 125, pp. 25–38, 2016.
- [2] G. W. Burr, K. Virwani, R. S. Shenoy et al., "Recovery dynamics and fast (sub-50ns) read operation with Access Devices for 3D crosspoint memory based on mixed-ionic-electronic-conduction," in *Proceedings of the Symposium on VLSI Technology*, pp. 1–4, Kyoto, Japan, August, 2013.
- [3] K. Gopalakrishnan, R. S. Shenoy, C. T. Rettner et al., "Highly-scalable novel access device based on mixed ionic electronic conduction materials for high density phase change memory (pcm) arrays," in *Proceedings of the Symposium on VLSI Technology*, pp. 205–206, Honolulu, HI, USA, June 2010.
- [4] S. R. Lee, Y. B. Kim, M. Chang et al., "Multi-level switching of triple-layered taox rram with excellent reliability for storage class memory," in *Proceedings of the Symposium on VLSI Technology*, pp. 71–72, Honolulu, HI, USA, July 2012.
- [5] D. Garbin, E. Vianello, O. Bichler et al., "HfO₂-Based OxRAM Devices as Synapses for Convolutional Neural Networks," *IEEE Transactions on Electron Devices*, vol. 62, no. 8, pp. 2494–2501, 2015.
- [6] S. Yamamoto, Y. Shuto, and S. Sugahara, "Nonvolatile SRAM (NV-SRAM) using functional MOSFET merged with resistive switching devices," in *Proceedings of the IEEE Custom Integrated Circuits Conference*, San Jose, CA, USA, July 2009.
- [7] O. Turkyilmaz, M. Bocquet, S. Onkaraiah et al., "RRAM-Based FPGA for "normally off, instantly on" applications," *Journal of Parallel and Distributed Computing*, vol. 74, no. 6, pp. 2441–2451, 2014.
- [8] W. Wei, K. Namba, J. Han, and F. Lombardi, "Design of a nonvolatile 7T1R SRAM cell for instant-on operation," *IEEE Transactions on Nanotechnology*, vol. 13, no. 5, pp. 905–916, 2014.
- [9] H. Bazzi, A. Harb, H. Aziza, M. Moreau, and A. Kassem, "RRAM based non-volatile SRAM cell architectures for ultra-low-power applications," *Analog Integrated Circuits and Signal Processing*, vol. 106, no. 2, pp. 351–361, 2021.
- [10] C. Q. Chen, P. T. Ng, F. Rivai et al., "Nanoprobing on the SRAM Static Noise Margin (SNM) Soft Fail Analysis," in *Proceedings of the IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits*, pp. 60–63, Singapore, March 2016.
- [11] C. Wann, R. Wong, and D. J. Frank, "SRAM cell design for stability methodology," in *Proceedings of the IEEE VLSI-TSA International Symposium on VLSI Technology*, pp. 21–22, Hsinchu, Taiwan, April 2005.
- [12] A. Bhavnagarwala, S. Kosonocky, C. Radens, K. Stawiasz, and K. Chin, "fluctuation limits & scaling opportunities for CMOS SRAM cells," in *Proceedings of the IEEE International Electron Devices Meeting: Technical Digest*, pp. 659–662, Washington, DC, USA, June 2005.
- [13] S. Singh and V. Lakhmani, "Read and write stability of 6T SRAM," *International Journal of Advanced Research in Electronics and Communication Engineering*, vol. 3, no. 5, pp. 569–571, 2014.

- [14] S. Birla, R. K. Singh, and M. Pattnaik, "Static noise margin analysis of various SRAM topologies," *International Journal of Engineering & Technology*, vol. 3, no. 3, pp. 304–309, 2011.
- [15] S. S. Sheu, C. C. Kuo, M. F. Chang et al., "A ReRAM integrated 7T2R non-volatile SRAM for normally-off computing application," *Asian Solid-state Circuits Conference*, pp. 245–248, 2013.
- [16] P. F. Chiu, M. F. Chang, C. W. Wu et al., "Low store energy, low VDDmin, 8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory (memristor) devices for low power mobile applications," *IEEE Journal of Solid-State Circuits*, vol. 47, no. 6, pp. 1483–1496, 2012.
- [17] J. Y. Yin, W. L. Liao, Y. Y. Zhang, J. H. Jiang, and C. Y. Chen, "An 8kb RRAM-based nonvolatile SRAM with Pre-decoding and fast storage/restoration time," *Applied Sciences*, vol. 13, no. 1, p. 531, 2023.
- [18] A. Lee, M. F. Chang, C. C. Lin, C. F. Chen, and T. K. Ku, "RRAM-based 7T1R nonvolatile SRAM with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications," in *Proceedings of the Symposium on VLSI Circuits (VLSI Circuits)*, p. C76, Kyoto, Japan, May 2015.
- [19] S. Majumdar, S. Kingra, M. Suri, and T. Manish, "Hybrid cmos-oxram based 4t-2r nvram with efficient programming scheme," in *Proceedings of the IEEE 16th nonvolatile memory technology symposium*, pp. 1–4, Pittsburgh, PA, USA, March 2016.
- [20] H. Bazzi, A. Harb, H. Aziza, and M. Moreau, "Non-volatile SRAM memory cells based on ReRAM technology," *SN Applied Sciences*, Springer-Verlag, vol. 2, no. 9, p. 1485, 2020.