

## Research Article

# Machine Learning Methods to Detect Voltage Glitch Attacks on IoT/IIoT Infrastructures

**Wei Jiang** 

*Zhengzhou College of Finance and Economics, Zhengzhou 450000, China*

Correspondence should be addressed to Wei Jiang; [jiangwei198308@163.com](mailto:jiangwei198308@163.com)

Received 10 February 2022; Revised 18 February 2022; Accepted 21 February 2022; Published 26 April 2022

Academic Editor: Konstantinos Demertzis

Copyright © 2022 Wei Jiang. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

A majority of modern IoT/IIoT digital systems rely on cryptographic implementations to provide satisfactory levels of security. Hardware attacks such as side-channel analysis attacks or fault injection attacks can significantly degrade and even eliminate the desired level of security of the infrastructure in question. One of the most dangerous attacks of this type is voltage glitch attacks (VGAs), which can change the intended behavior of a system. By effectively manipulating the voltage at a specific time, an error can be injected that can change the intentional conduct and bypass system security features or even extract confidential information such as encryption keys by analyzing incorrect outputs of the firmware. This study proposes an innovative VGAs detection system based on advanced machine learning. Specifically, an innovative semisupervised learning methodology is used that utilizes a hybrid combination of algorithms. Specifically, a heuristic clustering method is used based on a linear fragmentation of group classes. In contrast, the ELM methodology is used as an algorithm for retrieving hidden variables through convex optimization.

## 1. Introduction

The Internet of Things (IIoT) is a network of networked sensors, instruments, and other devices that, when combined with industrial applications such as production and energy management, provide a complex system of services that allows for higher-level automation [1, 2]. Data collection, exchange, and analysis are substantially facilitated by this connectedness, which greatly aids performance improvement throughout the value chain. Physical systems such as sensors, actuators, control systems, security mechanisms, and other IIoT systems are frequently combined as a multi-layered digital technology architecture, where physical networking media (wired and wireless) protocols that collect and transfer information to the upper and lower layers of the communications layer are mentioned at the hardware level, while at the network level, physical networking media (wired and wireless) and protocols that obtain and send data to the upper and lower layers of the communications layer are mentioned [3].

Cyber-physical platforms [2, 4] are super-grid interactive computer and communication technologies that use

feedback loops to monitor, coordinate, and control physical elements. Physical processes impact IoT computations and vice versa [5]. This solution combines the dynamics of physical processes with those of software and networking, resulting in abstract technical analysis and design models for a unified whole that is more akin to the intersection than the merger of the physical and digital worlds. Cyber-physical systems are a new generation of sophisticated capabilities that use information technology, communications, precise control, coordination, and autonomy to achieve physical association with the digital environment [3]. Understanding the standard components, the dynamics of information systems, hardware, software, networks, and the physical processes that model a scenario, as well as the relationships between them, is required for their design [6].

Industry 4.0 [3] defines cyber-physical workflow as an optimal combination of equipment and items, encompassing production facilities, storage mechanisms, enterprise resource planning, manufacturing execution system, outbound logistics, and service provisioning [7, 8]. They are integrated systems encompassing the production cycle and

storing and evaluating the generated data for industrial process modeling and analysis. Intelligent machines communicate via machine-to-machine (M2M) communication, performing controls on both sides and making decentralized judgments. The communication network and other intermediary elements are the interfaces that interact with the normal interfaces of the physical with the digital world [9–11].

As it is widely understood, the design of low power circuits is a critical operational factor of Industry 4.0, where devices such as interconnected sensors, actuators, and digital-analog signal converters are actively integrated into the IoT as autonomous mechanisms of the production process [3, 10, 12]. In low power combinational circuits, the dynamic power supply can receive a signal transition either as a functional or glitch. Before it reaches a steady state, a signal can go through many static changes called glitches. As glitches dissipate 20–70% of the total power consumption, they play a vital role in their operation, so it is necessary to control them thoroughly for the smooth operation of low power circuits [13].

The presence of hardware attacks such as side-channel analysis attacks and fault injection attacks can significantly degrade and even eliminate the desired level of security of low power circuits included in Industry 4.0 [5]. Such physical attacks are numerous and can be classified into two main categories as follows [13–15]:

- (1) Invasive/noninvasive: invasive attacks necessitate interfering with the chip shell to gain direct access to the chip's interior components. Connecting a cable to a data bus to access data transfers is a good illustration of this. Noninvasive attacks, on the other hand, rely solely on externally available data (sometimes inadvertently emitted) such as operational time and power consumption.
- (2) Active/passive: active attacks aim to stop equipment from functioning properly. Error-induced assaults, for example, will attempt to introduce computational errors. Passive assaults, on the other hand, will just watch the behavior of the devices throughout processing without interfering with it.

In general, the above is also referred to as implementation attacks. They include any effort that is dependent on information derived from an electronic system's implementation rather than flaws in the implemented algorithm itself (e.g., cryptanalysis and software implementation mistakes) [16, 17]. Timing information, power consumption, electromagnetic leakage, and even sound can all be used as supplementary data sources. Side-channel attacks, fault attacks, optical fault injection, electromagnetic fault injection, clock/voltage glitch, and other examples of this sort of attack vary depending on the medium utilized. [13, 15].

The most dangerous and difficult-to-detect type of attack is the VGAs [14, 15]. It is achieved at a physical level and interferes with the operation of the material by applying physical disturbances or changing environmental

conditions, for example, using heavy-ion radiation and magnetic or electronic interference. These disturbances can cause the supply voltage to fluctuate (supply disturbances), introduce laser memory errors, or modify the input/output value of the circuit. Error input based on this type of attack may also include the addition of specially designed hardware to the system under evaluation, which allows the introduction of specific kinds of errors and the monitoring of costs to examine the effects of errors on system operation [13, 16, 18]. Depending on their mistake and location, VGAs fall into two categories as follows [13, 15, 19]:

- (1) Contact fault input: direct physical contact with the target system, causing voltage or current disturbances in the target chip.
- (2) Noncontact hardware error input: there is no direct physical contact with the target system. Instead, an external source produces a natural phenomenon like heavy-ion radiation or electromagnetic interference that causes the target chip to malfunction.

Dealing with the highly complex and undetectable attacks of hardware-related VGAs is an open problem in the research community, both in hardware development and digital security, as reflected in the international literature.

## 2. Literature Review

The massive increase in data flow across IoT sensors and, more importantly, in IIoT communication protocols has raised security concerns, emphasizing the significance of reliable approaches for promptly and accurately identifying threats. Security professionals and researchers rely on automated methods aided by deep learning to improve the efficacy of unwanted behavior detection, which is gaining popularity in the corporate world.

Sengupta [6] conducted a comprehensive review of IoT security concerns and countermeasures, with a focus on IIoT, and classified attacks based on the vulnerability object. This classification would make it easier for scholars to figure out which attacks are relevant to their particular field of study. Following that, each attack is mapped to one or more layers of the generic IoT/IIoT architecture, followed by a discussion of the available defenses. Researchers would also have a better understanding of the major security research concerns and their solutions in the field of IoT/IIoT by using a complete taxonomy. Finally, they present a case study on two critical industrial IoT applications.

Barengi et al. [15] concentrated on fault injection attacks that did not have specific hardware or capabilities. They presented a detailed overview of these cryptographic device attacks and the solutions that have been devised to combat them. They compiled a list of attacks for the most important and widely used ciphers, stating which ones have been successfully implemented. They divided fault injection attacks into two categories as follows: low cost and high cost. They went over the protections, including intrusion detection and fault diagnosis, before examining the connection between fault injection and power analysis threats.

Vosoughi and Köse [16] advocated using the on-chip voltage regulator's existing resources as a countermeasure against VGA to improve their durability. They compared the number of phases in the multi-phase voltage regulator (MPVR) to the number of phases in the VGA. On a substitution box (S box) of an AES, they tested the efficiency of the proposed countermeasure. When compared to the unprotected S-box of an AES device, the faults induced by the VGA on the cryptographic circuit were reduced by 5.45% with a single-phase on-chip VR and by 91.82% with an MPVR with 32 phases, demonstrating the efficacy of their technique.

Bozzato et al. [13] introduced the voltage fault injection (V-FI) approach, which uses off-the-shelf and low-cost equipment to generate completely arbitrary voltage glitch waveforms. They looked into the possibility of automatically and unsupervised detecting a valid set of attack parameters, including the glitch waveform. The results revealed an increase in firmware extraction speed and a significant reduction in the number of injected bugs needed to accomplish the attack. They also demonstrated previously unknown firmware extraction attacks on six microcontrollers from three major brands, which targeted the bootloader interface and extracted the firmware from the internal protected flash memory. The most difficult attacks shown exploit numerous vulnerabilities and inject over one million flaws, relying primarily on the newly proposed technique's performance and repetition. They demonstrated that an attacker could employ voltage fault injection to defeat the safeguards supplied by the microcontrollers under test, even with low resources.

Software attacks targeting hardware vulnerabilities was a term used by Polychronou et al. [20] to describe a specific class of malicious attack vectors targeting IoT/IIoT devices (SATHV). These techniques are aimed at both the hardware flaws in system microarchitecture and the side-channel leakages they cause in the system, and they do not require physical access to the device. They also recommended security measures that might be used to prevent sensitive data from being extracted, malicious implant code from being implanted, and privileged code from being accessed. They attempted to educate designers on the negative consequences of attacks and detection measures outlined in the literature. They offered two tables based on the criteria that listed and classified the side effects and detection mechanisms. They believe that IoT/IIoT systems require more robust security solutions because, in addition to the ease of attacks, defenders do not realize which attack routes will be employed in advance, thus they must design and optimize numerous detection techniques at the same time.

For the first time in the literature, our work proposes a heuristic semisupervised learning method, which uses a simplified methodology for linear segmentation of groups classes. Using an extremely simple and fast ELM [21] recovers the hidden variables that lead to the problem's solution. It is important to note that most of the solutions proposed are well-defined techniques that include microprocessor-type solutions, special hardware, countermeasure technologies, etc., which are very difficult to impossible to be a widely accepted solution.

### 3. Materials and Methods

To detect VGAs, we first model the problem of clustering  $N$  data into  $P$  classes and the set of  $P$  classes. Every data  $x_i$  with  $i \in N = \{1, 2, \dots, N\}$  belongs to the space  $R^{1 \times D}$ . We define table  $X \in R^{N \times D}$  with lines  $x_i$ . Each sample  $x_i$  belongs to a class of  $P$ . We define the variable  $z_i$  with  $i \in N$ , which belongs to the space  $\{0, 1\}^{1 \times P}$  with  $z_i \cdot 1_P = 1$ , that is, a binary variable of dimension  $P$  that takes the value one only at a position  $p$  if and only if the data belong to the class  $p$ . Similar to  $x_i$ , we define the variable  $Z \in R^{N \times P}$  with lines  $z_i$  and the set of index tables  $Z_{N,P} = \{Z \in \{0, 1\}^{N \times P} | Z \cdot 1_P = 1_N\}$ . This variable is a latent variable as we do not have access to the ground truth of the data. The purpose is to retrieve the values of the hidden variable and at the same time to train the ELM classifier  $h: R^D \rightarrow Z_{1,P}$ , which will accept a characteristic vector data of dimension  $D$  as input and will return the index vector of the class to which the data belong. We can choose the classifier as follows [10, 11, 13, 21]:

$$\begin{aligned} f(x) &= (f_1(\mathbf{x}), f_2(\mathbf{x}), \dots, f_P(\mathbf{x})), \\ h(x) &= (h_1(\mathbf{x}), h_2(\mathbf{x}), \dots, h_P(\mathbf{x})), \\ h_j(x) &= \begin{cases} 1, & j = \arg \max_i f_i(\mathbf{x}), \\ 0, & \text{elsewhere,} \end{cases} \end{aligned} \quad (1)$$

where  $f: R^D \rightarrow R^P$ .

Extending the equation to the problem of unknown classes, the objective function is also minimized for  $z_i$  as follows [22–24]:

$$\min_{Z,f} \frac{1}{N} \sum_{i \in \mathcal{N}} \ell(z_i, f(\mathbf{x}_i)) + \lambda \Omega(f). \quad (2)$$

Let us consider that the data are displayed in a space where the classes are linearly separable (the partition surfaces for each pair of classes are superficial). The function  $f$  can take the following form:

$$f(x) = xw + b, \quad w \in \mathbb{R}^{D \times P}, b \in \mathbb{R}^{1 \times P}. \quad (3)$$

Finally, if we define the function as the square error and the normalization term as the  $L_2$  norm of  $w$ , then the problem takes the following form:

$$\min_{Z,w,b} \frac{1}{2N} Z - Xw - 1_N b_F^2 + \frac{\lambda}{2} \text{Tr}(w^T w). \quad (4)$$

Holding the  $Z$  as constant, we can find the minimum value of the function on  $w$  and  $b$  in closed form. To find the coefficients in this way, the ELM methodology is used as an algorithm for retrieving hidden variables through the solution of a convex program [21, 25].

ELMs are feedforward single hidden-layer feedforward neural networks (SLFNs). Given  $N$  random discrete observations  $\{(x_i, t_i)\}$  for  $i = 1$  as  $N$ , where  $x_i \in R^n$  with  $x_i = [x_{i1}, x_{i2}, \dots, x_{in}]^T$  and  $t_i \in R^m$  with  $t_i = [t_{i1}, t_{i2}, \dots, t_{im}]^T$ , an ELM with hidden nodes (neurons)  $K$  and activation function  $g(x)$  is mathematically modeled with the following formula [21, 22]:

$$f(x_j; w, b, \beta) = \sum_{i=1}^K \beta_i * g(w_i * x_j + b_i) = o_j, j = 1, 2, \dots, N, \quad (5)$$

where the variable  $w_i = [w_{i1}, w_{i2}, \dots, w_{in}]$   $T$  is the vector of weights that connects the node  $i$  of the hidden plane with the nodes of the input plane,  $\beta_i = [\beta_{i1}, \beta_{i2}, \dots, \beta_{im}]$   $T$  is the vector of weights that connects the node  $i$  of the hidden level with the nodes of the output layer, and  $b_i$  is the threshold of the hidden node  $i$ . A typical SLFN with hidden nodes  $K$  and activation function  $g(x)$  can approach  $N$  random observations with zero mean error value [21]:

$$\sum_{j=1}^K \|o_j - t_j\| = 0. \quad (6)$$

Therefore, there are  $\beta_i$ ,  $b_i$ , and  $w_i$  such that

$$f(x_j; w, b, \beta) = \sum_{i=1}^K \beta_i * g(w_i * x_j + b_i) = t_j, j = 1, 2, \dots, N. \quad (7)$$

For a given SLFN, there are  $N$  such equations (as many nodes of the hidden layer) that can be written as follows [26]:

$$H\beta = T, \quad (8)$$

where the array  $\mathbf{H}$  is the output of the hidden layer.

$$H_{N \times K} = \begin{bmatrix} g(w_1 * x_1 + b_1) & \dots & g(w_K * x_1 + b_K) \\ \vdots & \ddots & \vdots \\ g(w_1 * x_N + b_1) & \dots & g(w_K * x_N + b_K) \end{bmatrix}. \quad (9)$$

Table  $\beta$  symbolizes the table of output weights:

$$\beta = \begin{bmatrix} \beta_1 \\ \beta_2 \\ \dots \\ \beta_K \end{bmatrix}. \quad (10)$$

And,  $\mathbf{T}$  is the table of the desired output values:

$$T = \begin{bmatrix} t_1 \\ t_2 \\ \dots \\ t_m \end{bmatrix}. \quad (11)$$

The training process aims to find values for the variables  $w_i$ ,  $b_i$ , and  $\beta_i$  for  $i = 1, 2, \dots, K$  for which it applies [21, 21]:

$$\|H * \hat{\beta} - T\| = \min_{w_i, b_i, \beta_i} \|H * \beta - T\|, \quad (12)$$

which corresponds to minimizing the cost function.

$$E = \sum_{j=1}^N \left( \sum_{i=1}^K \beta_i * g(w_i * x_j + b_i) - t_j \right)^2. \quad (13)$$

According to the backpropagation algorithm, a gradient descent algorithm is used to find the value:

$$\min_{w_i, b_i, \beta_i} \|H * \beta - T\|. \quad (14)$$

In the minimization process, the vector  $\mathbf{W}$ , which is the sum of the weights ( $w_i$ ,  $b_i$ ) and the biases ( $\beta_i$ ), is adjusted iteratively according to the following relation [26]:

$$W_k = W_{k-1} - n \frac{\partial E(W)}{\partial W}, \quad (15)$$

where  $n$  is the learning rate of the neural network. We used an easy-to-use, simple, and fast ELM as an algorithm for retrieving hidden variables in problem-solving. This heuristic methodology performs a linear fragmentation of class groups semiautomatically [21].

## 4. Experiments

To implement the scenario of the use of the proposed algorithm, the exact ways and the main factors that contribute to the energy consumption in the combined microcircuit circuits were studied. While the inputs of a combination circuit are excited by flip-flops, the internal gates of the circuit may need several shifts until they reach a steady state. These extra transitions are called glitches [27, 28]. Although not anticipated by designers, they are not necessarily design errors in terms of logical behavior. Still, they are a big problem in terms of digital security due to the fact that extra transitions consume energy. This form of energy is also known as glitch power and is quite tricky to calculate accurately [27, 29]. All experiments were conducted in the Google Colab no-GPU environment.

The percentage of the total energy that can come from glitches, which can be legitimately based on the circuit design and illegal due to VGAs, is quite large and difficult to calculate accurately. Since a percentage of the total power consumption diffuses into a circuit due to glitches, the tools for estimating the total power must be accurate in the presence of this phenomenon. This can be done electrically but only for medium-sized circuits. On the other hand, reasonable accuracy has not yet been achieved in detail. A distinctive feature of static circuits is that the total power consumption is mainly caused by signal switching. Therefore, logic gateway-level simulation algorithms calculate the average power dissipated by monitoring the activity (e.g., number of transitions) of a gateway output using the following relation [13, 16, 30]:

$$P_{\text{avg}} = f \frac{V_{DD}^2}{2} \sum_i^n C_{Li} a_i, \quad (16)$$

where  $f$  is the clock frequency and  $n$  is the number of gates. At the same time,  $C_{Li}$  and  $a_i$  are the output capacity and the number of gate transitions of gate  $i$  during the period under consideration, respectively. It is important to note that the above relation does not consider the power consumed by the internal capacitors and by the short-circuit currents. The total power consumption of a circuit consists mainly of dynamic power consumption and static power consumption, which include other components respectively, as shown in the following equation [17, 31, 32]:




FIGURE 1: NAND gate (2 inputs).

TABLE 1: Performance of the proposed method.

Time slots	F-1 score (average)	Precision (average)	Recall (average)	Accuracy (average)
T1	81.00	80.90	80.90	80.90
T2	83.40	84.00	84.00	83.80
T3	88.80	88.90	88.90	88.80
T4	82.60	82.90	82.80	82.70
T5	89.90	88.90	89.00	89.00
T6	86.80	86.90	87.00	86.90
T7	90.20	90.30	90.30	90.30
T8	88.00	88.20	88.20	88.00
T9	89.10	89.10	89.00	89.20
T10	90.70	90.70	90.70	90.70
T11	83.90	83.90	83.80	83.90
T12	89.70	89.60	89.60	89.80
Average	87.00	87.00	87.00	87.00

$$\bar{P} = f_{\text{clk}} \int_0^{T_{\text{clk}}} V_{\text{dd}} * I_{\text{supply}} dt. \quad (17)$$

The input signals of a gateway are varied in such a way as to produce a value at the output of the gateway. However, depending on the time at which the signal changes take place, there is a possibility that an additional output value will be generated, resulting in a static glitch [27, 29, 30].

In the present work, a simulation was created that deals with the analysis and study of glitches made in the logical NAND 2 input gate designed at  $1.2 \mu\text{m}$  and with a supply voltage of 1.1 V. There are two ways that a glitch can appear on this portal. The first is to create the glitch in this gate, which is done by the appearance of two transitions at its entrances with very close arrival times and the logical behavior of the gate to lead to it. The second is by propagation through the gate, wherein in this case, a glitch reaches the entrance of a gate and causes a similar situation at the exit node. Creating a glitch on a node spread to the following logical levels until logical or electrical masking can neutralize it [13, 16, 31].

The 2-input NAND gateway and its schematic simulation to collect glitches used to evaluate the proposed system are shown in Figure 1.

To create a glitch, we need to perform the transition  $CD=01 \rightarrow 10$  and the transition  $CD=10 \rightarrow 01$ . We need two transitions of the input signals of the NAND 2 gate from  $0 \rightarrow 1$  and  $1 \rightarrow 0$ . Creating a glitch at a node in the circuit begins to spread to the following logical levels until logical or electrical masking can neutralize it. More specifically, the glitches study area has two boundaries [29, 31]:

- (1) The start time of the transition of one signal is equal to the end time of the transition of the other signal.
- (2) The start time of the transition of the other signal should not exceed the end time of the transition of the first signal, that is, it should always be  $t_1 < t_2$ .

Great attention was paid to this study, so that the analysis is done each time before the procedure begins to avoid the breakdown of areas where glitches cannot occur. A total of 8,890

glitches were generated randomly distributed over a 12-hour time horizon.

Table 1 lists the success rates achieved by the proposed semisupervised algorithm. The values were calculated as the average of the metrics for each time slot, in which the glitches were randomly distributed.

The results are considered satisfactory given the complexity of the problem and the nonuniform classes that indicate the glitches detection problem. In general, the finding is that the proposed system can reliably evaluate and categorize the current anomalies associated with VGAs.

## 5. Discussion and Conclusions

Hardware attacks such as VGAs are among the most important modern attacks on IoT/IIoT devices [20]. Features such as the predicted behavior of the device can be changed, or even secret information such as encryption keys can be changed intercepted [33]. Given the growing complexity, ever-changing distributed industrial environment combined with the weakness of traditional systems, which in most cases fails to adapt to modern challenges, it is necessary to use alternative and more effective methods to protect industrial infrastructures [4, 7].

This study proposes an innovative VGAs detection system based on advanced machine learning. Specifically, an innovative semisupervised learning methodology is used, which utilizes a hybrid combination of algorithms [34]. It is an innovative heuristic nonaccelerated learning method for fragmenting VGAs problem-class groups. At the same time, an ELM is used as an algorithm to retrieve hidden variables for optimal problem-solving. The proposed methodology has serious advantages over other types of learning. Their main advantage, and the reason that makes it an ideal method for predicting short-term trend shifts, is to avoid using the time-consuming, repetitive backpropagation algorithm [35]. The proposed system uses unsupervised learning to determine the unknown distribution of data. At the same time, ELM is limited to a multiplication of tables, which reduces by almost 75% the time required to complete the classification. Also, avoiding the use of retrospective techniques such as backpropagation contributes to the nonappearance of local minima during the model's training, which affects the model's accuracy.

The evaluation of the system was carried out in an innovative data set created based on a highly complex and original scenario related to the operation of IoT/IIoT [36]. The results obtained are very encouraging and reflect the usefulness and effectiveness of machine learning systems in solving complex problems.

Future extensions of this research work should first focus on optimizing the model's hyperparameters to improve the performance and generalization it can achieve significantly. It is also imperative to make a thorough comparison between classical and modern machine learning architectures to understand the predictive power of the proposed method. Finally, self-determination methods should be explored to make the system autonomous.

## Data Availability

Data are available on reasonable request to the corresponding author.

## Conflicts of Interest

The authors declare that they have no conflicts of interest.

## References

- [1] S. Datta, R. A. G. Antonio, A. R. S. Ison, and J. M. Rabaey, "A programmable hyper-dimensional processor architecture for human-centric IoT," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 9, no. 3, pp. 439–452, 2019.
- [2] N. Jazdi, "Cyber Physical Systems in the Context of Industry 4.0," in *Proceedings of the 2014 IEEE International Conference on Automation, Quality and Testing, Robotics*, pp. 1–4, Cluj-Napoca, Romania, May 2014.
- [3] A. Ustundag and E. Cevikcan, *Industry 4.0: Managing the Digital Transformation*, Springer International Publishing, Manhattan, NY, USA, 2018.
- [4] A. G. Kravets, A. A. Bolshakov, and M. V. Shcherbakov, *Cyber-Physical Systems: Industry 4.0 Challenges*, Springer International Publishing, vol. 260, Manhattan, NY, USA, , 2020.
- [5] P. Radanliev, D. D. Roure, K. Page et al., "Cyber Risk at the Edge: Current and Future Trends on Cyber Risk Analytics and Artificial Intelligence in the Industrial Internet of Things and Industry 4.0 Supply Chains," Dec. 2020, <https://www.preprints.org/manuscript/201903.0123/v2>.
- [6] J. Sengupta, "A comprehensive survey on attacks, security issues and blockchain solutions for IoT and IIoT," *Journal of Network and Computer Applications*, vol. 20, 2020.
- [7] K. Tsiknas, D. Taketzis, K. Demertzis, and C. Skianis, "Cyber threats to industrial IoT: a survey on attacks and countermeasures," *IoT*, vol. 2, no. 1, pp. 163–186, 2021.
- [8] E. Vasilomanolakis, J. Daubert, M. Luthra, V. Gazis, A. Wiesmaier, and P. Kikiras, "On the security and privacy of Internet of Things architectures and systems," in *Proceedings of the 2015 International Workshop on Secure Internet of Things (SIoT)*, pp. 49–57, Vienna, Austria, September 2015.
- [9] N. Velásquez Villagrán, P. Pesado, and E. Estevez, "Cloud Robotics for Industry 4.0 - A Literature Review," in *Cloud Computing, Big Data & Emerging Topics*, pp. 3–15, Springer International Publishing, Manhattan, NY, USA, 2020.
- [10] L. Hou, Y. Zhang, Y. Yu, Y. Shi, and K. Liang, "Overview of data mining and visual analytics towards big data in smart grid," in *Proceedings of the 2016 International Conference on Identification, Information and Knowledge in the Internet of Things (IIKI)*, pp. 453–456, Beijing, China, October 2016.
- [11] A. Cuzzocrea, "Big data lakes: models, frameworks, and techniques," in *Proceedings of the 2021 IEEE International Conference on Big Data and Smart Computing (BigComp)*, pp. 1–4, Jeju Island, Korea (South), January 2021.
- [12] A. I. Khan and A. Al-Badi, "Ubiquitous application testing on cloud," in *Proceedings of the 2018 International Conference on Smart Computing and Electronic Enterprise (ICSCEE)*, pp. 1–4, Shah Alam, Malaysia, July 2018.
- [13] C. Bozzato, R. Focardi, and F. Palmari, "Shaping the glitch: optimizing voltage fault injection attacks," *IACR Transactions on Cryptographic Hardware and Embedded Systems*, vol. 2019, pp. 199–224, 2019.

- [14] H. Bar-El, H. Choukri, D. Naccache, M. Tunstall, and C. Whelan, "The sorcerer's apprentice guide to Fault Attacks," *Proceedings of the IEEE*, vol. 94, no. 2, pp. 370–382, 2006.
- [15] A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, "fault injection attacks on cryptographic devices: theory, practice, and countermeasures," *Proceedings of the IEEE*, vol. 100, no. 11, pp. 3056–3076, 2012.
- [16] A. Vosoughi and S. Köse, "Leveraging on-chip voltage regulators against fault injection attacks," in *Proceedings of the 2019 on Great Lakes Symposium on VLSI*, pp. 15–20, New York, NY, USA, May 2019.
- [17] B. Zhou and Z. Liu, "Method of multi-resolution and effective singular value decomposition in under-determined blind source separation and its application to the fault diagnosis of roller bearing," in *Proceedings of the 2015 11th International Conference on Computational Intelligence and Security (CIS)*, pp. 462–465, Shenzhen, China, Dec. 2015.
- [18] J. M. Grossman, S. Aubin, E. Gomez et al., "New apparatus for magneto-optical trapping of francium," in *Proceedings of the Technical Digest. Summaries of Papers Presented at the Quantum Electronics and Laser Science Conference. Post-conference Technical Digest (IEEE Cat. No.01CH37172)*, p. 220, Baltimore, MD, USA, May 2001.
- [19] K. T. Chitty-Venkata and A. Somani, "Impact of structural faults on neural network performance," in *Proceedings of the 2019 IEEE 30th International Conference on Application-specific Systems, Architectures and Processors (ASAP) (ASAP)*, vol. 2160–052X, p. 35, New York, NY, USA, July 2019.
- [20] N.-F. Polychronou, P.-H. Thevenon, M. Puys, and V. Beroulle, "A comprehensive survey of attacks without physical access targeting hardware vulnerabilities in IoT/IIoT devices, and their detection mechanisms," *ACM Transactions on Design Automation of Electronic Systems*, vol. 27, no. 1, pp. 1–35, 2022.
- [21] G.-B. Huang, Q.-Y. Zhu, and C.-K. Siew, "Extreme learning machine: theory and applications," *Neurocomputing*, vol. 70, no. 1–3, pp. 489–501, Dec. 2006.
- [22] T. F. de Lima, H.-T. Peng, A. N. Tait et al., "Machine learning with neuromorphic photonics," *Journal of Lightwave Technology*, vol. 37, no. 5, pp. 1515–1534, 2019.
- [23] D. Belforte, "Overview of the laser machining industry," in *Proceedings of the Technical Digest. Summaries of Papers Presented at the Conference on Lasers and Electro-Optics. Postconference Edition. CLEO '99. Conference on Lasers and Electro-Optics (IEEE Cat. No.99CH37013)*, p. 82, Baltimore, MD, USA, May 1999.
- [24] N. Elmrahit, F. Zhou, F. Li, and H. Zhou, "Evaluation of machine learning algorithms for anomaly detection," in *Proceedings of the 2020 International Conference on Cyber Security and Protection of Digital Services (Cyber Security)*, pp. 1–8, Dublin, Ireland, June 2020.
- [25] C. Barrera-Singana, A. Valenzuela, and M. P. Comech, "Dynamic control modelling of a bipole converter station in a multi-terminal HVDC grid," in *Proceedings of the 2017 International Conference On Information Systems And Computer Science (INCISCOS)*, pp. 146–151, Quito, Ecuador, November 2017.
- [26] B. Deng, X. Zhang, W. Gong, and D. Shang, "An overview of extreme learning machine," in *Proceedings of the 2019 4th International Conference on Control, Robotics and Cybernetics (CRC)*, pp. 189–195, Tokyo, Japan, September 2019.
- [27] H. Martin, T. Korak, E. S. Millan, and M. Hutter, "Fault Attacks on STRNGs: impact of glitches, temperature, and underpowering on randomness," *IEEE Transactions on Information Forensics and Security*, vol. 10, no. 2, pp. 266–277, 2015.
- [28] S. Bawell, "A hybrid-coded architecture for glitch-free gain control," in *Proceedings of the 2016 IEEE MTT-S International Microwave Symposium (IMS)*, pp. 1–4, San Francisco, CA, USA, Febura. 2016.
- [29] M. Kasim, V. Gupta, and M. Jebin, "Methodology for Detecting Glitch on Clock, Reset and CDC Path," in *Proceedings of the 2020 5th International Conference on Communication and Electronics Systems (ICCES)*, pp. 300–304, Coimbatore, India, June 2020.
- [30] C. Spensky, A. Machiry, N. Burow et al., "Glitching demystified: analyzing control-flow-based glitching attacks and defenses," in *Proceedings of the 2021 51st Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN)*, pp. 400–412, Taipei, Taiwan, June 2021.
- [31] M. Slimani, P. Matherat, and Y. Mathieu, "A dual threshold voltage technique for glitch minimization," in *Proceedings of the 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)*, pp. 444–447, Seville, Spain, September 2012.
- [32] J. Obermaier, R. Specht, and G. Sigl, "Fuzzy-glitch: a practical ring oscillator based clock glitch attack," in *Proceedings of the 2017 International Conference on Applied Electronics (AE)*, pp. 1–6, Pilsen, Czech Republic, September 2017.
- [33] B. Bordel, R. Alcarria, and T. Robles, "Lightweight encryption for short-range wireless biometric authentication systems in Industry 4.0," *Integrated Computer-Aided Engineering*, pp. 1–21, 2021.
- [34] K. Al Jallad, M. Aljnidi, and M. S. Desouki, "Anomaly detection optimization using big data and deep learning to reduce false-positive," *Journal of Big Data*, vol. 7, no. 1, p. 68, 2020.
- [35] L. Alzubaidi, J. Zhang, A. J. Humaidi et al., "Review of deep learning: concepts, CNN architectures, challenges, applications, future directions," *Journal of Big Data*, vol. 8, no. 1, p. 53, 2021.
- [36] C. Song and X. Wu, "Smart city + IoT standardization application practice model and realization of key technologies," *Computational Intelligence and Neuroscience*, vol. 2022, pp. 1–11, 2022.