

Research Article

Fully Integrated Chen Chaotic Oscillation System

Ziyi Ouyang,¹ Jie Jin ,^{1,2} Fei Yu ,³ Long Chen,¹ and Lei Ding²

¹School of Information and Electrical Engineering, Hunan University of Science and Technology, Xiangtan 411201, China

²College of Information Science and Engineering, Jishou University, Jishou 416000, China

³School of Computer and Communication Engineering, Changsha University of Science and Technology, Changsha 410114, China

Correspondence should be addressed to Fei Yu; yufeiyfyf@csust.edu.cn

Received 21 December 2021; Revised 10 January 2022; Accepted 25 January 2022; Published 15 February 2022

Academic Editor: Sundarapandian Vaidyanathan

Copyright © 2022 Ziyi Ouyang et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

A fully integrated Chen chaotic oscillation system using operational amplifiers (OAs) and multipliers is designed and verified in this paper. Unlike the conventional breadboard-based Chen chaotic system using off-the-shelf discrete components, the fully integrated Chen chaotic oscillation circuit presented in this paper is realized using GlobalFoundries' 0.18 μm CMOS 1P6M process, and all the circuit components are integrated in a chip. The fully integrated Chen chaotic oscillation system is verified using Cadence IC Design Tools, and the post-layout simulation results indicate that the presented integrated Chen chaotic oscillation system only consumes 148 mW from ± 2.5 V supply voltage, and its chip area is 6.15 mm².

1. Introduction

With the development of nonlinear systems, the research on chaos and chaotic neural networks has grown rapidly in recent years [1–10]. However, the development of chaos and chaotic neural networks mainly focuses on their software algorithm improvement [11–18], the hardware implementation of chaos and chaotic neural networks has fallen far behind their software algorithm. Facing with this issue, the research on hardware circuits implementation of chaos and chaotic neural networks becomes increasing important. Chaos has been investigated widely in the last decades and they become increasing interest subjects because of their great potential applications in many fields such as chaotic signal radar [19], secure communications [20–24], chaos-based analog-to-information conversion and image encryption applications [25]. The double-scroll Chua system is the first physical circuit realization of chaos. Since then, other chaotic and hyperchaotic systems with complex chaotic attractors and nonlinear dynamical characteristics have been realized [26–31], and most of them are validated with commercial available discrete electronic components or

digital signal processing (DSP) and field programmable gate array (FPGA) [32–42].

Most of the reported and physical implemented chaotic systems are realized using off-the-shelf electronic components with breadboards. The breadboard-based chaotic circuits are suitable for theoretically proving the existence and realizability of chaos, they are non-portable and unstable, and far from the practical application of chaos. Unlike the conventional breadboard-based chaotic circuits, the fully integrated chaotic systems are more stable and convenient than their breadboard-based counterparts. Chaotic systems fully integrated on a single chip should be the development direction of chaotic circuits, and the fully integrated chaotic circuits will greatly enhance the practicality of chaos. For example, two CMOS Chua's chaotic circuits were reported in Ref. [43], another 2 μm CMOS process integrated chaotic system with high speed operation was introduced Ref. [44], and an integrated multi-scroll chaotic oscillator generating 3- and 5-scroll attractors was reported in Ref. [45].

Because of its simple circuit structure and easy to be theoretically proven, the famous Chen chaotic system

[46–50] and its deformation circuits are deeply studied in the past decades. Several realization and implementation of Chen chaotic circuits are presented in Ref. [50], however, these circuits are also realized using commercial available discrete electronic components with breadboards. Based on the existing Chen chaotic circuits and systems, a low voltage low power fully integrated classic Chen chaotic oscillation system is realized in this paper. The post-layout simulation results verified that the fully integrated Chen chaotic oscillation system is feasible and achievable. In addition, the main contributions of this work can be summarized below.

- 1) An operational amplifiers (OA) and an analog multiplier with GlobalFoundries' 0.18 μm CMOS 1P6M process are designed in this work.
- 2) Unlike the conventional breadboard-based chaotic circuits, a fully integrated Chen chaotic oscillation system using the designed OA and multiplier is presented.
- 3) The fully integrated Chen chaotic system is verified with Cadence IC Tools. The post-layout simulation results demonstrate that the whole power consumption of the fully integrated Chen chaotic system is about 148 mW, its chip area is only 6.15 mm^2 , and the fully integrated Chen chaotic circuit is a more suitable candidate for practical applications.

2. Fully Integrated Chen Chaotic Circuit

The design of fully integrated Chen chaotic circuit is presented in this section. The original Chen chaotic system and its fully integrated circuit is introduced in subsection 2.1, and the implementations of operational amplifier and analog multiplier are introduced in subsection 2.2 and 2.3, respectively.

2.1. Chen Chaotic System. The classic dimensionless state equations of the Chen system can be depicted as follow:

$$\begin{cases} \frac{dx}{dt} = a(y - x) \\ \frac{dy}{dt} = (c - a)x - xz + cy, \\ \frac{dz}{dt} = xy - bz \end{cases} \quad (1)$$

where a , b and c are all constants, and $a = 35$, $b = 3$, $c = 28$. When the initial condition is $(0, 0, 0)$, the Matlab numerical simulation results of Chen system are presented in Fig 1, and the chaotic attractors are observed as shown in Fig. 1(a)-(c).

Because the supply voltage of the fully integrated Chen chaotic oscillation system are ± 2.5 V, and the output ranges of state variables x , y and z in Fig 1 all exceed ± 2.5 V, state variables compression are necessary. After evenly compressed 40 times of the state variables, the state equations of the Chen system could be expressed as:

$$\begin{cases} \frac{dx}{dt} = 35(y - x), \\ \frac{dy}{dt} = -7x - 40xz + 28y, \\ \frac{dz}{dt} = 40xy - 3z. \end{cases} \quad (2)$$

Let $\tau = \tau_o \times t$, and $\tau_o = 10000$, and the state equations of the Chen system could be rewritten as:

$$\begin{cases} \frac{dx}{dt} = 100000(3.5y - 3.5x), \\ \frac{dy}{dt} = 100000(-0.7x - 4xz + 2.8y), \\ \frac{dz}{dt} = 100000(4xy - 0.3z). \end{cases} \quad (3)$$

Based on the existing circuit realizations of Chen chaotic systems, a simplified Chen chaotic oscillation circuit suitable for integration is presented in Fig. 2.

Assuming the gains of the multipliers are all k , and the circuit equation of Fig. 2 could be expressed as:

$$\begin{cases} \frac{dx}{dt} = \frac{1}{R_4 C_1} \left(\frac{R_3 R_6}{R_1 R_5} x + \frac{R_3}{R_2} y \right), \\ \frac{dy}{dt} = \frac{1}{R_{11} C_2} \left(-\frac{R_6 R_{10}}{R_5 R_7} x - \frac{k R_6 R_{10}}{R_5 R_8} xz + \frac{R_{10}}{R_9} y \right), \\ \frac{dz}{dt} = \frac{1}{R_{15} C_3} \left(\frac{k R_{14}}{R_{12}} xy - \frac{R_{14} R_{17}}{R_{13} R_{16}} z \right). \end{cases} \quad (4)$$

2.2. Implementation of Operational Amplifier. The designed OA for the integrated Chen chaotic oscillation circuit is shown in Fig. 3. The designed operational amplifier is very simple, and its supply voltages are $V_{CC} = -V_{SS} = 2.5$ V, and it includes two amplification stages and one bias stage.

The transistors M_7 - M_{11} consist of the differential amplification input stage; M_{13} is the second common source amplification stage, and M_{12} is the active load of M_{13} ; the transistors M_1 - M_6 consist of the bias stage of the OA, and the transistor M_{14} and capacitor C are used for frequency compensation.

The simulated voltage gain and phase frequency characteristics of the OA are shown in Fig. 4. From the mark M_0 , we can know that the voltage gain of the OA is about 30dB; From the marks M_0 and M_1 , we can calculate that the 3dB bandwidth of the OA is 218.5 kHz; From the marks M_2 and M_3 , we can know that the phase margin of the OA is about 86.22° . The power consumption of the OA is about 5.85 mW.




FIGURE 1: Numerically simulated phase portrait of Chen's attractors: (a) x-z plane, (b) z-y plane, and (c) y-x plane.




FIGURE 2: The fully integrated Chen chaotic oscillation circuit.




FIGURE 3: The designed OA.




FIGURE 4: Voltage gain and frequency characteristics of the OA.

2.3. Implementation of Analog Multiplier. The analog multiplier used in the integrated Chen chaotic oscillation circuit is shown in Fig. 5. The classic Gilbert structure is adopted, M_1 and M_2 consist of the current mirror, and they are the bias stage of the multiplier; M_3 works on its saturation region (also known as amplification region), which can be approximated as a current source to provide bias current for the transconductance stage (M_4 and M_5); M_4 and M_5 consist of the transconductance stage, M_6 - M_9 consist of the Gilbert switch stage [51–53], and M_{10} - M_{13} consist of the load stage of the analog multiplier. The supply voltages of the multiplier are $V_{CC} = -V_{SS} = 2.5$ V, and its power consumption is about 47.7 mW.

The transient response of the designed analog multiplier is presented in Fig. 6. V_{i1} and V_{i2} are the two input voltages, their input powers are all -10 dBm, and their frequencies are 100 MHz and 10 MHz, respectively. V_{out} is the output voltage of the analog multiplier. From the above simulation results, it is clear that V_{i1} is the high frequency carrier, V_{i2} is the low frequency input signal, and the multiplication is realized in the output voltage V_{out} . From the marks M_0 - M_3 in Fig. 6, peak voltages of V_{i1} and V_{i2} are all about 200 mV, and the peak voltage of V_{out} is about 4mV. According to $V_{out} = k \times V_{i1} \times V_{i2}$, it is clear that the parameter k in equation (4) is about 0.1.

3. Post-Layout Simulation Results of the Integrated Chen Chaotic Oscillation Circuit

The presented fully integrated Chen chaotic oscillation circuit in Fig. 2 is simulated and verified using Cadence IC Tools with GlobalFoundries' 0.18 μm CMOS technology. The supply voltages of the fully integrated Chen chaotic circuit are ± 2.5 V, and its whole static power consumption is about 148mW. Considering equations (3) and (4), the values of circuit elements are selected as $R_1 = R_2 = 2.85$ k Ω , $R_3 = R_5 = R_6 = R_{10} = R_{14} = R_{16} = R_{17} = R_{18} = R_{19} = 10$ k Ω , $R_4 = R_{11} = R_{15} = 200$ k Ω , $R_8 = R_{12} = 0.25$ k Ω , $R_7 = 14.28$ k Ω , $R_9 = 3.57$ k Ω , $R_{13} = 33.33$ k Ω , $C_1 = C_2 = C_3 = 50$ pF.




FIGURE 5: The designed analog multiplier.




FIGURE 6: The transient response of the analog multiplier.

The chip layout diagram of the Chen Chaotic oscillation system is shown in Fig. 7, and its chip area is 6.15 mm² including all the testing pads.

The Mentor Calibre software is used for circuit verification and parasitic extraction. Based on the layout of the Chen chaotic oscillation circuit in Fig. 7, and connecting the extracted parasitics to the original circuit in Fig. 2, the post-layout simulation results of the integrated Chen chaotic oscillation circuit are presented in Figs. 8 and 9.

Fig. 8 is the transient response of the fully integrated Chen chaotic circuit, and various dynamical oscillations can be observed. From Fig.8, it is clear that the peak amplitudes of output voltages x , y and z are all less than 2 V. Fig. 9 is the phase portraits in x - z , z - y and y - x planes. By comparing Figs. 1 and Fig. 9, a good qualitative agreement between the post-layout chip circuit simulation and numerical simulation is observed.

There are nine operational amplifiers and two multipliers used in the Chen chaotic oscillation circuit. According to the data sheets of operational amplifier LF347 and multiplier AD633JN in Refs. [51–55], the supply voltage of LF347 is




FIGURE 7: Chip layout diagram of the Chen chaotic oscillation circuit.




FIGURE 8: Transient response of the Chen chaotic circuit.




FIGURE 9: Phase portraits of the Chen's attractor in (a) x-z plane, (b) z-y plane, and (c) y-x plane.

± 18 V, and its power consumption is about 500 mW; the the supply voltage of AD633JN is also ± 18 V, and its power consumption is also about 500 mW. If the Chen chaotic circuit is realized using commercial available chips LF347

and AD633JN, the whole power consumption is about 5500 mW.

The supply voltage of the fully integrated Chen chaotic oscillation circuit is ± 2.5 V, the whole power consumption is

about 148 mW, and its chip area is only 6.15 mm². Compared with the conventional realizations using commercial available discrete electronic components with breadboards, the fully integrated Chen chaotic oscillation circuit is a more suitable candidate for practical applications.

4. Conclusion

In this paper, a fully integrated Chen chaotic oscillation system using OAs and multipliers is designed and verified. Unlike the conventional realization using commercial available discrete electronic components with breadboards, the designed Chen chaotic oscillation system is integrated in a single chip. It has the advantages of smaller chip area, lower supply voltage and power consumption. Moreover, it has practical application prospects in demanding portable chaos systems. Besides, it should be further developed from the following objectives to improve the practicability of the fully integrated chaotic circuit. Firstly, other OA and transconductance operational amplifier (OTA) with simpler circuit structures and lower power consumption should be designed to further improve the performance of the fully integrated chaotic circuit. In addition, the realization of integrated chaotic circuits with complex chaotic attractors and nonlinear dynamical characteristics is also considered in our future works.

Data Availability

All data used to support the findings of this study are available from the corresponding author upon request.

Conflicts of Interest

The authors declare that they have no conflicts of interest in this work.

Acknowledgments

This work was supported by the National Natural Science Foundation of China (nos. 61905074 and 61966014), the Natural Science Foundation of Hunan Province (nos. 2020JJ4315 and 2020JJ7065), and the Education Department of Hunan Province Youth Project (nos. 20B216 and 21B0345).

References

- [1] L. Yang and C. Wang, "Emotion model of associative memory possessing variable learning rates with time delay," *Neurocomputing*, vol. 460, pp. 117–125, 2021.
- [2] F. Yu, L. Liu, L. Xiao, K. Li, and S. Cai, "A robust and fixed-time zeroing neural dynamics for computing time-variant nonlinear equation using a novel nonlinear activation function," *Neurocomputing*, vol. 350, pp. 108–116, 2019.
- [3] Q. Xu, Z. Ju, S. Ding, C. Feng, M. Chen, and B. Bao, "Electromagnetic induction effects on electrical activity within a memristive Wilson neuron model," *Cognitive Neurodynamics*, 2021.
- [4] J. Gong and J. Jin, "A better robustness and fast convergence zeroing neural network for solving dynamic nonlinear equations," *Neural Computing and Applications*, 2021.
- [5] H. Lin, C. Wang, C. Chen et al., "Neural bursting and synchronization emulated by neural networks and circuits," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 68, no. 8, pp. 3397–3410, 2021.
- [6] F. Yu, L. Liu, B. He et al., "Analysis and FPGA realization of a novel 5D hyperchaotic four-wing memristive system, active control synchronization, and secure communication application," *Complexity*, vol. 2019, Article ID 4047957, 2019.
- [7] W. Xie, C. Wang, and H. Lin, "A fractional-order multistable locally active memristor and its chaotic system with transient transition, state jump," *Nonlinear Dynamics*, vol. 104, pp. 4523–4541, 2021.
- [8] H. Lin, C. Wang, Q. Deng, C. Xu, Z. Deng, and C. Zhou, "Review on chaotic dynamics of memristive neuron and neural network," *Nonlinear Dynamics*, vol. 106, no. 1, pp. 959–973, 2021.
- [9] M. Ma, Y. Yang, Z. Qiu et al., "A locally active discrete memristor model and its application in a hyperchaotic map," *Nonlinear Dynamics*, 2022.
- [10] C. Xu, C. Wang, Y. Sun, Q. Hong, Q. Deng, and H. Chen, "Memristor-based neural network circuit with weighted sum simultaneous perturbation training and its applications," *Neurocomputing*, vol. 462, pp. 581–590, 2021.
- [11] J. Jin, L. Zhao, M. Li, F. Yu, and Z. Xi, "Improved zeroing neural networks for finite time solving nonlinear equations," *Neural Computing and Applications*, vol. 32, no. 9, pp. 4151–4160, 2020.
- [12] J. Jin, J. Zhu, and J. Gong, "Novel activation functions-based ZNN models for fixed-time solving dynamic Sylvester equation," *Neural Computing and Applications*, 2022.
- [13] J. Jin, "A robust zeroing neural network for solving dynamic nonlinear equations and its application to kinematic control of mobile manipulator," *Complex and Intelligent Systems*, vol. 7, no. 1, pp. 87–99, 2021.
- [14] F. Yu, L. Liu, H. Shen et al., "Dynamic analysis, circuit design, and synchronization of a novel 6D memristive four-wing hyperchaotic system with multiple coexisting attractors," *Complexity*, vol. 2020, Article ID 5904607, 2020.
- [15] J. Jin and J. Gong, "An interference-tolerant fast convergence zeroing neural network for dynamic matrix inversion and its application to mobile manipulator path tracking," *Alexandria Engineering Journal*, vol. 60, pp. 659–669, 2020.
- [16] F. Yu, L. Liu, S. Qian et al., "Chaos-based application of a novel multistable 5D memristive hyperchaotic system with coexisting multiple attractors," *Complexity*, vol. 2020, Article ID 8034196, 2020.
- [17] J. Jin and J. Gong, "A noise-tolerant fast convergence ZNN for dynamic matrix inversion," *International Journal of Computer Mathematics*, vol. 98, no. 11, pp. 2202–2219, 2021.
- [18] J. Gong and J. Jin, "A faster and better robustness zeroing neural network for solving dynamic Sylvester equation," *Neural Processing Letters*, vol. 53, no. 5, pp. 3591–3606, 2021.
- [19] Z. Liu, X. H. Zhu, W. Hu, and F. Jiang, "Principles of chaotic signal radar," *International Journal of Bifurcation and Chaos*, vol. 17, no. 5, pp. 1735–1739, 2007.
- [20] G. Chen and X. Yu, *Chaos control: Theory and Applications*, Springer, Germany, 2003.
- [21] U. E. Kocamaz, S. Cicek, and Y. Uyaroglu, "Secure communication with chaos and electronic circuit design using passivity based synchronization," *Journal of Circuits, Systems, and Computers*, vol. 27, no. 04, Article ID 1850057, 2018.

- [22] F. Yu, Z. Zhang, L. Liu et al., "Secure communication scheme based on a new 5D multistable four-wing memristive hyperchaotic system with disturbance inputs," *Complexity*, vol. 2020, Article ID 5859273, 16 pages, 2020.
- [23] H. P. Ren, C. Bai, and Z. Z. Huang, "GrebogiC.: secure communication based on hyperchaotic chen system with time-delay," *International Journal of Bifurcation and Chaos*, vol. 27, no. 5, p. 1750076, 2017.
- [24] R. Martínez-Guerra, J. J. Montesinos García, and S. M. Delfín Prieto, "Secure communications via synchronization of liouvillean chaotic systems," *Journal of the Franklin Institute*, vol. 353, no. 17, pp. 4384–4399, 2016.
- [25] F. Yu, X. Kong, and H. Chen, "A 6D fractional-order memristive hopfield neural network and its application in image encryption," *Frontiers in Physics*, 2022.
- [26] A. Ahmadi, X. Wang, F. Nazarimehr, F. E. Alsaadi, F. E. Alsaadi, and V.-T. Pham, "Coexisting infinitely many attractors in a new chaotic system with a curve of equilibria: its extreme multi-stability and Kolmogorov-Sinai entropy computation," *Advances in Mechanical Engineering*, vol. 11, no. 11, p. 168781401988804, 2019.
- [27] Z. Wei, V. T. Pham, A. Khalaf, K. Jacques, and S. Jafari, "A modified multistable chaotic oscillator," *International Journal of Bifurcation and Chaos*, vol. 28, no. 7, p. 1850085, 2018.
- [28] K. Rajagopal, H. Jahanshahi, M. Varan et al., "A hyperchaotic memristor oscillator with fuzzy based chaos control and LQR based chaos synchronization," *AEU - International Journal of Electronics and Communications*, vol. 94, pp. 55–68, 2018.
- [29] X. Ma, J. Mou, J. Liu, C. Ma, F. Yang, and X. Zhao, "A novel simple chaotic circuit based on memristor-memcapacitor," *Nonlinear Dynamics*, vol. 100, no. 3, pp. 2859–2876, 2020.
- [30] C. Ma, J. Mou, P. Li, and T. Liu, "Dynamic analysis of a new two-dimensional map in three forms: integer-order, fractional-order and improper fractional-order," *European Physical Journal - Special Topics*, vol. 203, no. 7, pp. 1945–1957, 2021.
- [31] C. Ma, J. Mou, L. Xiong, S. Banerjee, T. Liu, and X. Han, "Dynamical analysis of a new chaotic system: asymmetric multistability, offset boosting control and circuit realization," *Nonlinear Dynamics*, vol. 103, no. 3, pp. 2867–2880, 2021.
- [32] F. Yu, Z. Zhang, H. Shen, Y. Huang, S. Cai, and S. Du, "FPGA implementation and image encryption application of a new PRNG based on a memristive Hopfield neural network with a special activation gradient," *Chinese Physics B*, vol. 31, no. 2, Article ID 020505, 2022.
- [33] C. Qin, K. Sun, and S. He, "Characteristic analysis of fractional-order memristor-based hypogenetic jerk system and its DSP implementation," *Electronics*, vol. 10, no. 7, p. 841, 2021.
- [34] F. Yu, L. Liu, H. Shen et al., "Multistability analysis, coexisting multiple attractors and FPGA implementation of Yu-Wang four-wing chaotic system," *Mathematical Problems in Engineering*, vol. 2020, Article ID 7530976, 16 pages, 2020.
- [35] H. Lin, C. Wang, F. Yu et al., "An extremely simple multiwing chaotic system: dynamics analysis, encryption application, and hardware implementation," *IEEE Transactions on Industrial Electronics*, vol. 68, no. 12, pp. 12708–12719, 2021.
- [36] F. Yu, H. Shen, L. Liu et al., "CCII and FPGA realization: a multistable modified four-order autonomous Chua's chaotic system with coexisting multiple attractors," *Complexity*, vol. 2020, Article ID 5212601, 17 pages, 2020.
- [37] T. L. Liao, H. C. Chen, C. Y. Peng, and Y. Y. Hou, "Chaos-based secure communications in biomedical information application," *Electronics*, vol. 10, no. 3, Article ID 359, 2021.
- [38] F. Yu, Z. Zhang, H. Shen et al., "Design and FPGA implementation of a pseudo-random number generator based on a Hopfield neural network under electromagnetic radiation," *Frontiers in Physics*, vol. 9, Article ID 690651, 2021.
- [39] F. Yu, H. Shen, Z. Zhang, Y. Huang, S. Cai, and S. Du, "Dynamics analysis, hardware implementation and engineering applications of novel multi-style attractors in a neural network under electromagnetic radiation," *Chaos, Solitons and Fractals*, vol. 152, Article ID 111350, 2021.
- [40] F. Yu, L. Li, B. He et al., "Pseudorandom number generator based on a 5D hyperchaotic four-wing memristive system and its FPGA implementation," *European Physical Journal - Special Topics*, vol. 230, no. 7-8, pp. 1763–1772, 2021.
- [41] F. Yu, H. Shen, Z. Zhang, Y. Huang, S. Cai, and S. Du, "A new multi-scroll Chua's circuit with composite hyperbolic tangent-cubic nonlinearity: complex dynamics, Hardware implementation and Image encryption application," *Integration*, vol. 81, pp. 71–83, 2021.
- [42] X. Chen, S. Qian, F. Yu et al., "Pseudorandom number generator based on three kinds of four-wing memristive hyperchaotic system and its application in image encryption," *Complexity*, vol. 2020, Article ID 8274685, 2020.
- [43] M. Delgado-Restituto, A. Rodríguez-vázquez, R. Lopez-Ahumada, and M. Liñan, "Chaotic synchronization using monolithic Chua oscillators," *International Journal of Electronics*, vol. 79, no. 6, pp. 775–785, 1995.
- [44] C. K. Pham, M. Korehisa, and M. Tanaka, "Chaotic behavior and synchronization phenomena in a novel chaotic transistors circuit," *IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications*, vol. 43, no. 12, pp. 1006–1011, 1996.
- [45] R. Trejo-Guerra, E. Tlelo-Cuautle, J. M. Jiménez-Fuentes et al., "Integrated circuit generating 3- and 5-scroll attractors," *Communications in Nonlinear Science and Numerical Simulation*, vol. 17, no. 11, pp. 4328–4335, 2012.
- [46] G. Chen and T. Ueta, "Yet another chaotic attractor," *International Journal of Bifurcation and Chaos*, vol. 9, no. 7, pp. 1465–1466, 1999.
- [47] T. Ueta and G. Chen, "Bifurcation analysis of Chen's equation," *International Journal of Bifurcation and Chaos*, vol. 10, no. 08, pp. 1917–1931, 2000.
- [48] T. S. Zhou, G. Chen, and Y. Tang, "Complex dynamical behaviors of the chaotic Chen's system," *International Journal of Bifurcation and Chaos*, vol. 13, no. 9, pp. 2561–2574, 2003.
- [49] F. Yu, S. Qian, X. Chen et al., "A new 4D four-wing memristive hyperchaotic system: dynamical analysis, electronic circuit design, shape synchronization and secure communication," *International Journal of Bifurcation and Chaos*, vol. 30, no. 10, Article ID 2050147, 2020.
- [50] G. Q. Zhong and W. K. S. Tang, "Circuitry implementation and synchronization of Chen's attractor," *International Journal of Bifurcation and Chaos*, vol. 12, no. 06, pp. 1423–1427, 2002.
- [51] J. Jin, "Programmable multi-direction fully integrated chaotic oscillator," *Microelectronics Journal*, vol. 75, no. c, pp. 27–34, 2018.
- [52] J. Jie and C. Li, "Fully integrated memristor and its application on the scroll-controllable hyperchaotic system," *Complexity*, vol. 2019, Article ID 4106398, 8 pages, 2019.
- [53] J. Jin, "Resonant amplifier-based sub-harmonic mixer for zero-IF transceiver applications, Integration," *The VLSI Journal*, vol. 57, no. c, pp. 69–73, 2017.
- [54] <https://www.ti.com/product/LF347>.
- [55] <https://www.analog.com/en/products/ad633.html#product-overview>.