# A Single Switch High Step-Up DC-DC Converter Based on Tri-Winding Coupled Inductor for Renewable Energy Applications 

Mana Hosseinzadehlish © ${ }^{1},{ }^{1}$ Seyed Majid Hashemzadeh (ㄷ), ${ }^{2}$ Saeed Pourjafar (ㄷ), ${ }^{3}$ and Ebrahim Babaei (1) $^{2,4}$<br>${ }^{1}$ Faculty of Engineering, University of Bristol, Bristol, UK<br>${ }^{2}$ Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran<br>${ }^{3}$ Electrical Engineering Department, University of Mohaghegh Ardabili, Ardabil, Iran<br>${ }^{4}$ Engineering Faculty, Near East University, North Cyprus, Mersin 10, Nicosia, Turkey<br>Correspondence should be addressed to Seyed Majid Hashemzadeh; ma_hashemzadeh@tabrizu.ac.ir

Received 23 July 2022; Accepted 10 October 2022; Published 28 October 2022
Academic Editor: Jesus Valdez-Resendiz
Copyright © 2022 Mana Hosseinzadehlish et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


#### Abstract

This article introduces a novel nonisolated single-switch high step-up DC-DC converter using a tri-winding coupled inductor (TWCL) for renewable energy applications such as PV systems. Also, the voltage multiplier cell (VMC) is used to attain a high voltage gain. The used VMC acts as a passive clamp circuit and reduces the voltage stress across the power switch. So, a low voltage-rated power switch can be used in the presented converter. The suggested topology uses only one power switch with low on-state resistance $\left(R_{D S-O N}\right)$, which leads to a simple control circuit and decreases the conduction losses. Highefficiency, operating with low duty cycle, low peak voltage over semiconductor elements, low turns ratio, the number of the coupled inductor, and high voltage conversion ratio are the significant benefits of the recommended DC-DC converter. To show the achievement of the presented structure, operational mode principles, steady-state, efficiency calculations, and comparison results are provided. Finally, a 120 W experimental prototype with 200 V output voltage and 50 kHz switching frequency is built to prove the usefulness of the suggested high step-up converter. The efficiency is measured $92.11 \%$ at rated power.


## 1. Introduction

In recent years, fossil fuel energy diminution leads to an increase of the serious economic problems [1]. To solve these significant concerns, renewable energy resources such as photovoltaic (PV) power systems are proposed by researchers [2]. Unfortunately, these sources cannot generate high voltage levels [3]. A method for voltage enhancement is the series connection of the PV panels. However, this method increases the system's cost. Another suitable method is the high voltage gain DC-DC converters utilization. These converters can be used to obtain the required high voltage levels [4, 5].

A classical boost DC-DC converter can obtain high voltage by a high duty cycle near to 1 . But, this high duty cycle results in high conduction loss and low efficiency [6, 7]. Another drawback of the classical high step-up converter appears in high voltage utilization, where the power switch suffers from high voltage stress [8, 9]. As a result, the classical boost converter is not proper for high voltage applications. There are various voltage lifting methods that have been proposed by researchers, including switched inductor, voltage multiplier (VMC), switched capacitor (charge pump), and magnetic coupling [10]. The converters that use the abovementioned voltage boosting methods are able to accommodate higher voltage gain than the classical high
step-up structure. However, the large number of these presented converters needs a high component count. Therefore, a high cost and complexity and also low efficiency are resulted. The magnetic coupling technique for voltage lifting can be implemented by transformers or coupled inductors [11, 12]. Transformer-based DC-DC converters use isolated or built-in transformers for achieving electrical isolation. However, these types of transformers enhance the cost and volume of the system. Coupled inductors are the precious elements of the nonisolated converters. Using coupled inductors, two or more windings can be implemented by only one core. So, the core losses and cost of the converter are literally decreased. In Reference [13], using coupled inductor and VMC, a high step-up structure with soft-switched ability is suggested. However, in this structure, two power switches are used. Meanwhile, a high voltage gain is obtained in higher numbers of turns ratio. The proposed converter in Reference [14] has used a TWCL and VMCs for voltage boosting. To recycle the leakage inductance's energy, a passive clamp circuit is utilized to the converter. The main drawback of this structure is the higher number of elements than the other similar structures. In References [15, 16] using magnetic coupling, interleaved high step-up DC-DC converters are presented, which are proper for renewable energy uses. However, these converters suffer from low efficiency due to the high component count. In Reference [17], a fully soft-switched single-switch converter is presented. In this converter, an isolated transformer is used. It has a low cost and volume compared with other isolated converters. However, the maximum voltage on diodes is almost equal to the output voltage. In Reference [18], using coupled inductor, a nonisolated SEPIC-integrated high-voltage conversion ratio boost converter is presented. There is only one power switch in this topology, which decreases the total conduction loss. However, the maximum voltage across diodes is high, and the voltage gain of this structure is low compared to other similar structures. The presented converter in Reference [19] has used the coupled inductor technique for integrating the standard boost converter with VMC to achieve a high step-up hybrid topology for PV uses. However, the number of used diodes is high, which can reduce efficiency by increasing the conduction and forward losses. The converters in References [20, 21] have used coupled inductor in their structures for voltage increasing. However, these converters suffer from low efficiency, a high number of components, and higher maximum voltage stress on switches and diodes. Reference [22] suggested converters based on the coupled inductor, and clamp circuits are used in their structure in order to reduce the voltage stress of the main switch, However, the main downside of the converters proposed in Reference [23,24] is that high boost factor can be obtained in higher duty cycle and higher number of turns ratio. In References [25-28], TWCL is used for enhancing the voltage gain. This type of coupled inductor has two secondary windings, which give two freedom degrees to regulate voltage gain and semiconductor element voltage stresses.

In this paper, a new single-switch nonisolated high stepup DC-DC converter based on TWCL and VMC with high
voltage gain is suggested. The used VMC operates as a passive clamp and decreases the voltage stress on the power switch. So, a low voltage-rated power switch can be used in the presented converter. The suggested topology uses only one low on-state resistance ( $R_{D S-O N}$ ) power switch, which leads to a simple control circuit and decreases the conduction losses. (1) high efficiency, (2) operating with low duty cycle, (3) low turns ratio of the coupled inductor, (4) low voltage stress across semiconductor components, and (5) high voltage conversion ratio are the significant benefits of the presented DC-DC converter. In the rest of the paper, to illustrate the performance of the suggested structure, operational principles, steady-state and efficiency analysis, design considerations, comparison study, and experimental results are provided.

## 2. Suggested Converter and Operational Principle

The configuration of the presented converter is shown in Figure 1. This structure includes a TWCL, one power switch $(S)$, four diodes $\left(D_{1}, D_{2}, D_{3}\right.$, and $\left.D_{o}\right)$, and four capacitors ( $C_{1}$, $C_{2}, C_{3}$, and $C_{o}$ ). $N_{1}, N_{2}$, and $N_{3}$ are the primary, secondary, and tertiary windings turn number of the TWCL, respectively. Capacitor $C_{1}$ operates as a voltage-boosting capacitor. $D_{1}$ and $C_{2}$ operate as a voltage clamp, which reduces the peak voltage across $S . D_{2}$ and $D_{3}$ and $C_{3}$ operate as a VMC. Diode $D_{o}$ and capacitor $C_{o}$ are the output diode and output filter, respectively. To simplify the operation principles and steadystate analysis, the following suppositions are counted:
(1) All semiconductor elements are ideal.
(2) TWCL is modelled as an ideal tree-winding transformer with magnetizing $\left(L_{m}\right)$ and leakage $\left(L_{k}\right)$ inductances. The secondary and tertiary turn ratios of this transformer are obtained as follows:

$$
\begin{gather*}
\frac{V_{N_{2}}}{V_{N_{1}}}=\frac{N_{2}}{N_{1}}=n_{2},  \tag{1}\\
\frac{V_{N_{3}}}{V_{N_{1}}}=\frac{N_{3}}{N_{1}}=n_{3},  \tag{2}\\
k=\frac{L_{m}}{L_{m}+L_{k}} . \tag{3}
\end{gather*}
$$

(3) The used capacitors are large adequately. Hence, the voltages across capacitors are invariable during the switching period $\left(T_{s}\right)$. The operation principles of the recommended topology are analysed in a continuous conduction mode (CCM) and discontinuous conduction mode (DCM). Figures 2(a) and 2(b) show the main waveforms of the suggested structure in CCM and DCM, respectively.
2.1. Mode Analysis in CCM. CCM operation includes four modes. Modes 1 and 3 are transient modes with small-time durations and modes 2 and 4 are the main modes of CCM.


Figure 1: Presented converter.


Figure 2: Main waveforms of the presented topology: (a) CCM and (b) DCM.

Mode 1. $\left[\boldsymbol{t}_{\boldsymbol{0}}<\boldsymbol{t}<\boldsymbol{t}_{\boldsymbol{1}}\right]$ : At $t=t_{0}$, power switch $S$ is turned ON. So, the magnetizing $L_{m}$ and leakage $L_{k}$ inductances of the TWCL receive energy from input sources, and their currents enhance linearly. $D_{1}$ and $D_{o}$ are conducting and diodes $D_{2}$ and $D_{3}$ are reverse-biased. The current pass of mode 1 is shown in Figure 3(a). As can be seen in this figure, capacitors $C_{1}$ and $C_{3}$ are discharged through the output diode $D_{o}$, and the energy of these capacitors along with the tertiary side of the TWCL is transferred to the load. Moreover, $C_{2}$ is charged through diode $D_{1}$. This mode finishes at $t=t_{1}$, when $D_{1}$ and $D_{o}$ are turned OFF.

Mode 2. [ $\boldsymbol{t}_{\boldsymbol{1}}<\boldsymbol{t}<\boldsymbol{t}_{\mathbf{2}}$ ]: At the beginning of this mode, $D_{2}$ and $D_{3}$ are forward-biased, and power switch $S$ is still turned ON. Same as mode 1, $L_{m}$ and $L_{k}$ are still charged by $V_{i n}$ and their currents are increased. Also, the currents of the secondary and tertiary sides of the TWCL reduce linearly. The equivalent power circuit of this mode is demonstrated in

Figure 4(a). According to this figure, capacitors $C_{1}, C_{3}$, and $C_{o}$ are charged and $C_{2}$ is discharged through diode $D_{2}$.

Mode 3. $\left[\boldsymbol{t}_{\mathbf{2}}<\boldsymbol{t}<\boldsymbol{t}_{\mathbf{3}}\right]$ : In mode 3, power switch $S$ is turned OFF and all of the diodes are forward-biased. Due to the demagnetizing of $L_{m}$ and $L_{k}$, their currents start to decrease. The energy of $L_{k}$ is transferred to $C_{1}$ by $D_{1}$ and $D_{2}$. So, the leakage energy is recycled. It should be noticed that during this mode $C_{3}$ is charged and $C_{2}$ is discharged. This mode ends at $t=t_{3}$ when diodes $D_{2}$ and $D_{3}$ are turned OFF. The equivalent power circuit of this mode is depicted in Figure 3(b).

Mode 4. [ $\boldsymbol{t}_{\mathbf{3}}<\boldsymbol{t}<\boldsymbol{t}_{\boldsymbol{4}}$ ]: During this mode, power switch S and $D_{2}$ and $D_{3}$ are turned OFF and $D_{1}$ and $D_{o}$ are conducting. The magnetizing $L_{m}$ and leakage $L_{k}$ inductances release their energy. Thus, $i_{l m}$ and $i_{l k}$ are decreased. Also, the currents of the secondary and tertiary sides of the TWCL increased


Figure 3: Equivalent power circuits of the suggested structure in transient modes: (a) mode 1 in CCM, (b) mode 3 in CCM, and mode 2 in DCM.
linearly. The energy of $L_{k}$ is recycled by $D_{1}$ and $C_{2}$. The current of diode $D_{1}$ is decreased, and the current decrease rate of this diode is controlled by $L_{k}$. Furthermore, the energy of the capacitors $C_{1}$ and $C_{3}$ and the tertiary side of the TWCL is transferred to the load by diode $D_{o}$. It can be mentioned that during this mode, diode $D_{1}$ and capacitor $C_{2}$ act as a passive clamp and suppresses the voltage spikes across the power switch. The equivalent circuit of this mode is presented in Figure 4(b).
2.2. Mode Analysis in DCM. The DCM operation of the recommended topology is separated into four modes. Modes 1,2 , and 4 are the main modes and mode 3 is the transient mode with a small-time duration. As can be seen in Figure 3, modes 1,2 , and 3 are like to CCM operation. In the fourth mode, the magnetizing and leakage currents ( $i_{L m}$ and $i_{L k}$ ) of the TWCL fall to zero. All of the semiconductors are turned OFF, and the stored energy in the output capacitor $C_{o}$ is
transferred to the load. The equivalent circuit of this mode is presented in Figure 4(c).

## 3. Steady-State Analysis

3.1. Analysis of CCM Operation. To streamline the steadystate analysis of the proposed topology, only modes 2 and 4 are taken into account, owing to the fact that the time intervals of other modes are extremely short. When $S$ is turned ON in mode 2, equations (4)-(7) are derived for $V_{N 1}, V_{N 2}, V_{N 3}$, and $V_{L k}$ :

$$
\begin{align*}
& V_{N_{1}}^{I I}=\frac{L_{m}}{L_{m}+L_{k}} V_{i n}=k V_{i n},  \tag{4}\\
& V_{N_{2}}^{I I}=n_{2} V_{N_{1}}^{I I}=n_{2} k V_{i n},  \tag{5}\\
& V_{N_{3}}^{I I}=n_{3} V_{N_{1}}^{I I}=n_{3} k V_{i n}, \tag{6}
\end{align*}
$$



Figure 4: Equivalent power circuits of the suggested structure in main modes: (a) mode 2 in CCM and mode 1 in DCM, (b) mode 4 in CCM and mode 3 in DCM, and (c) mode 4 in DCM.

$$
\begin{equation*}
V_{L_{k}}^{I I}=\frac{L_{k}}{L_{m}+L_{k}} V_{i n}=(1-k) V_{i n} \tag{7}
\end{equation*}
$$

By using voltage-second balance law to $N_{1}, N_{2}, N_{3}$, and $L_{k}$, equations (8)-(11) are achieved in mode 4

$$
\begin{align*}
& V_{N_{1}}^{I V}=-\frac{k D}{1-D} V_{i n},  \tag{8}\\
& V_{N_{2}}^{I V}=-\frac{n_{2} k D}{1-D} V_{i n}  \tag{9}\\
& V_{N_{3}}^{I V}=-\frac{n_{3} k D}{1-D} V_{i n},  \tag{10}\\
& V_{L_{k}}^{I V}=-\frac{(1-k) D}{1-D} V_{i n} . \tag{11}
\end{align*}
$$

The voltages of capacitors $C_{1}, C_{2}$, and $C_{3}$ are achieved as follows:

$$
\begin{align*}
& V_{C_{2}}=V_{i n}-V_{L_{k}}^{I V}-V_{n_{1}}^{I V}-V_{n_{2}}^{I V}=\frac{1+n_{2} k D}{1-D} V_{i n}  \tag{12}\\
& V_{C_{1}}=V_{C_{2}}+V_{N_{2}}^{I I}+V_{N_{3}}^{I I}=\frac{1+n_{2} k+n_{3} k-n_{3} k D}{1-D} V_{i n}  \tag{13}\\
& V_{C_{3}}=V_{N_{3}}^{I I}=n_{3} k V_{i n} \tag{14}
\end{align*}
$$

Based on (8), (10), (11), (13), and (14), the output voltage and voltage gain of the recommended structure in CCM are obtained as follows:

$$
\begin{align*}
V_{o} & =V_{c_{o}}=V_{i n}-V_{L_{K}}{ }^{I V}-V_{N_{1}}{ }^{I V}+V_{C_{1}}-V_{N_{3}}^{I V}+V_{C_{3}} \\
& =\frac{2+n_{2} k+2 n_{3} k-n_{3} k D}{1-D} V_{i n} \tag{15}
\end{align*}
$$

$M_{\mathrm{CCM}}=\frac{V_{o}}{V_{\text {in }}}=\frac{2+n_{2} k+n_{3} k(2-D)}{1-D}$.
The voltage conversion ratio of the presented topology versus duty cycle in terms of the diverse value of the coupling coefficient is depicted in Figure 5(a), where the turns ratio is considered to be $n_{2}=n_{3}=2$. As can be seen in this figure, it is clear that the voltage conversion ratio is enhanced with increasing the leakage inductance; so, to decrease the skin effects and leakage inductance to attain a higher voltage conversion ratio, sandwich winding construction is applied in the used high-frequency TWCL.

By considering the value of the coupling coefficient $k$ equal to 1 and the secondary and tertiary turns ratio equal to $N\left(n_{2}=n_{3}=N\right)$, the suggested structure's ideal voltage conversion ratio is derived as follows:

$$
\begin{equation*}
M_{\mathrm{CCM}}=\frac{V_{o}}{V_{i n}}=\frac{2+N(3-D)}{1-D} . \tag{17}
\end{equation*}
$$

Figure 5(b) indicates the presented DC-DC converter's ideal voltage conversion ratio ( $M_{C C M}$ ) versus duty cycle under diverse turns ratio. It is evident that a higher voltage conversion ratio is attained by enhancement of the coupled inductor's turns ratio either without operating at an extremely large duty cycle.
3.2. DCM Operation Analysis. DCM operation consists of four modes in which modes 1,2 , and 3 are the same as modes in CCM operation; so, the voltage and current relations of these modes are similar too. In mode 4, the voltages $V_{N 1}$, $V_{N 2}$, and $V_{N 3}$ are derived as follows:

$$
\begin{equation*}
V_{N_{1}}^{I V}=V_{N_{2}}^{I V}=V_{N_{3}}^{I V}=0 \tag{18}
\end{equation*}
$$

The voltage-second balance law is utilized on the primary winding of the TWCL as follows:

$$
\begin{equation*}
\int_{0}^{D T_{s}} V_{N_{1}}^{I} d t+\int_{D T_{s}}^{\left(D+D^{\prime}\right) T_{s}} V_{N_{1}}^{I I I} d t+\int_{\left(D+D^{\prime}\right) T_{s}}^{T_{s}} V_{N_{1}}^{I V} d t=0 \tag{19}
\end{equation*}
$$

Based on (19), the voltage $V_{n 1}$ in mode 2 is attained as follows:

$$
\begin{equation*}
V_{N_{1}}^{I I I}=\frac{-D}{D \prime} V_{i n} . \tag{20}
\end{equation*}
$$

The capacitor voltage can be expressed as follows:

$$
\begin{align*}
& V_{C_{1}}=\frac{D(N+1)+D^{\prime}}{D^{\prime}} V_{i n},  \tag{21}\\
& V_{C_{2}}=\frac{D(N+1)+D^{\prime}(2 N+1)}{D^{\prime}} V_{i n},  \tag{22}\\
& V_{C_{3}}=N V_{i n} . \tag{23}
\end{align*}
$$

Considering the above equations, the converter's voltage conversion ratio in DCM operation is obtained as follows:

$$
\begin{equation*}
M_{\mathrm{DCM}}=\frac{V_{o}}{V_{i n}}=\frac{D(2 N+2)+D \prime(3 N+2)}{D^{\prime}} \tag{24}
\end{equation*}
$$

By considering (24), $D^{\prime}$ is calculated as follows (25):

$$
\begin{equation*}
D \prime=\frac{D(2 N+2)}{M_{D C M}-(3 N+2)} . \tag{25}
\end{equation*}
$$

The peak current of the magnetizing inductance is obtained as follows:

$$
\begin{equation*}
I_{L_{m}}^{\text {peak }}=\frac{D T_{s}}{L_{m}} V_{i n} . \tag{26}
\end{equation*}
$$

Also, the average current of $C_{o}$ is written as follows:

$$
\begin{equation*}
I_{C_{o}}^{\text {avg }}=I_{D_{o}}^{\text {avg }}-I_{o}=\frac{1}{2} D I \frac{I_{L_{m}}^{\text {peak }}}{N}-I_{o} . \tag{27}
\end{equation*}
$$



Figure 5: (a) Voltage conversion ratio of the converter versus duty cycle under various values of the coupling coefficient (for $n_{2}=n_{3}=N=2$ ) and (b) voltage gain of the presented structure ( $M_{\mathrm{CCM}}$ ).

At steady-state operation, the average current of output capacitor $I_{C o}$ is zero and $I_{o}=V_{o} / R_{o}$. So, by substituting (25) and (26) in (27), equation (28) is obtained:

$$
\begin{equation*}
\frac{D^{2}(2 N+2) V_{i n}}{2 N V_{o}\left[V_{o} / V_{i n}-(3 N+2)\right]}=\frac{L_{m}}{R_{o} T_{s}} \tag{28}
\end{equation*}
$$

The magnetizing inductance time constant is equal to:

$$
\begin{equation*}
\tau_{L_{m}}=\frac{L_{m}}{R_{o} T_{s}} . \tag{29}
\end{equation*}
$$

By replacing (29) into (28), the DCM operation voltage gain of the suggested topology is calculated as follows:
$M_{\mathrm{DCM}}=\frac{(3 N+2)+\sqrt{(3 N+2)^{2}+2\left((2 N+2) / N \tau_{L_{m}} D^{2}\right)}}{2}$.

The voltage gain of the recommended topology at CCM operation and at DCM operation under various $\tau_{L m}$ and $N=2$ is shown in Figure 6. It is clear that $M_{C C M}$ is higher than $M_{D C M}$, particularly at higher duty cycles.
3.3. Analysis of BCM Operation. To operate the presented structure in boundary conduction mode, the voltage gain $M_{C C M}$ and $M_{D C M}$ should be considered to be equal. Considering equations (17) and (30), the boundary normalized magnetizing inductance time constant can be obtained as follows:

$$
\begin{equation*}
\tau_{L_{m B}}=\frac{D(1-D)^{2}}{2 N(2+N(3-D))} . \tag{31}
\end{equation*}
$$

The curve of $\tau_{L m B}$ versus duty cycle under different turn ratio is depicted in Figure 7. For $\tau_{L m}$ higher than $\tau_{L m B}$, the recommended topology will operate at the CCM condition.


Figure 6: Voltage conversion ratio of the presented structure versus duty cycle at CCM operation under $N=2$ and at DCM operation under various $\tau_{\mathrm{Lm}}$.


Figure 7: Suggested structure's boundary condition versus duty cycle under $N=2$.

## 4. Design Guidance

4.1. Voltage Stress Analysis. The voltage stress across the semiconductor components in CCM operation is achieved as follows:

$$
\begin{align*}
& V_{D_{1}}=V_{D_{o}}=\frac{N+1}{1-D} V_{i n}=\frac{1+N}{(3-D) N+2} V_{o}  \tag{32}\\
& V_{D_{2}}=\frac{2 N+1}{1-D} V_{i n}=\frac{1+2 N}{(3-D) N+2} V_{o}  \tag{33}\\
& V_{D_{3}}=\frac{N}{1-D} V_{i n}=\frac{N}{(3-D) N+2} V_{o}  \tag{34}\\
& V_{d s}=\frac{1}{1-D} V_{i n}=\frac{1}{(3-D) N+2} V_{o} \tag{35}
\end{align*}
$$

4.2. Current Stress Analysis. When switch $S$ is in on/off state in CCM operation, the input current's average value is calculated as follows:

$$
\begin{align*}
I_{\text {in }}(\text { on }) & =I_{L m}-N i_{C_{2}(\text { on })}+N\left(i_{C_{3}(\text { on })}-i_{C_{2}(\text { on })}\right)  \tag{36}\\
& =I_{L m}+3 N i_{C_{3} \text { (on) }}, \\
I_{\text {in }}(\text { off }) & =I_{o}+i_{C_{o}(\text { off })}+i_{C_{2}(\text { off })} . \tag{37}
\end{align*}
$$

The average current of capacitors in on/off state is obtained as equations (38) and (39):

$$
\begin{align*}
& i_{C_{1}(\text { on })}=-i_{C_{2}(\text { on })}=i_{C_{3}(\text { on })}=-D i_{C_{o}(\text { on })}=\frac{1}{D} I_{o}  \tag{38}\\
& i_{C_{1}(\text { off })}=-i_{C_{2}(\text { off })}=i_{C_{3}(\text { off })}=-D i_{C_{o}(\text { off })}=\frac{-1}{1-D} I_{o} . \tag{39}
\end{align*}
$$

Based on the conversion of the power and equations (36), (37), (38), and (39), the magnetizing inductance average value is calculated as follows:

$$
\begin{equation*}
I_{L_{m}}^{\mathrm{avg}}=\frac{M_{\mathrm{CCM}}-3 N-2}{1-D} I_{o}=\frac{2(N+1)}{1-D} I_{o} \tag{40}
\end{equation*}
$$

Also, the magnetizing inductance current ripple is obtained as follows:

$$
\begin{equation*}
\Delta I_{L m}=\frac{D T_{S} V_{i n}}{L_{m}} \tag{41}
\end{equation*}
$$

According to equations (40) and (41), the peak current of the magnetizing inductance is calculated as follows:

$$
\begin{equation*}
I_{L_{m}}^{\text {peak }}=\frac{2(N+1)}{1-D} I_{o}+\frac{D T_{S} V_{i n}}{2 L_{m}} \tag{42}
\end{equation*}
$$

By considering the amp-sec balance on capacitors, the average currents of the used diodes will be equal to $I_{o}$, so the peak currents of power switch and diodes are derived:

$$
\begin{align*}
& I_{D_{1}}^{\text {peak }}=I_{D_{o}}^{\text {peak }}=\frac{2 I_{o}}{1-D},  \tag{43}\\
& I_{D_{2}}^{\text {peak }}=I_{D_{3}}^{\text {peak }}=\frac{2 I_{o}}{D},  \tag{44}\\
& I_{d s}^{\text {Peak }} \approx \frac{2 N-D(N-1)+2}{D(1-D)} I_{o} . \tag{45}
\end{align*}
$$

4.3. Design of Magnetizing Inductance. In order to CCM operation of the presented structure, equations (29) and (31) are used to calculate the minimum value of magnetizing inductance which is attained as follows:

$$
\begin{equation*}
L_{m} \geq \frac{D(1-D)^{2} R_{o}}{2 N(2+N(3-D)) f_{s}} \tag{46}
\end{equation*}
$$

4.4. Design of Capacitors. According to $i_{C}=C d V_{C i} / d t$, $d t=D T_{S}=D / f_{S}$ and $d V_{C} \mathrm{i}=\Delta V_{C i}$, where $\Delta V_{C i}$ is the voltage ripple of capacitors that is considered $2 \%$ of the voltage on capacitors. Based on equations (12)-(15), the values of capacitors are derived as follows:

$$
\begin{align*}
C_{i} & \geq \frac{D V_{o}}{\Delta V_{C i} R_{o} f_{s}},  \tag{47}\\
C_{o} & \geq \frac{D V_{o}}{\Delta V_{C o} R_{o} f_{s}}, \tag{48}
\end{align*}
$$

where $i=1,2,3$, and 4 .

## 5. Efficiency Analysis

In order to obtain the efficiency of the suggested topology, the parasitic resistances of elements are assumed as follows:
$R_{d s-o n}$ : on-state resistance of power switch.
$R_{F\left(D_{1} \sim D_{o}\right)}$ the forward resistance of diodes.
$R_{\left(C_{1} \sim C_{o}\right)}$ : ESR of capacitors.
$R_{\left(L N_{1} \sim L N_{3}\right)}$ : ESR of the coupled inductor's windings.
$V_{F\left(D_{1} \sim D_{o}\right)}$ : the forward voltage of diodes.
Efficiency of the presented topology $(\eta)$ is calculated as follows [29]:

$$
\begin{align*}
\eta= & \frac{P_{o}}{P_{o}+P_{\text {loss }}},  \tag{49}\\
P_{\text {loss }}= & P_{\text {switch }}+P_{R F\left(D_{1} \sim D_{o}\right)}+P_{V F\left(D_{1} \sim D_{o}\right)}+P_{R\left(C_{1} \sim C_{o}\right)} \\
& +P_{R\left(L N_{1} \sim L N_{3}\right)} . \tag{50}
\end{align*}
$$

The power switch total loss is equal to:

$$
\begin{equation*}
P_{\text {Switch }}=P_{R_{d s-o n}}+P_{S W} \tag{51}
\end{equation*}
$$

Also, the power switch conduction loss is obtained as follows:

$$
\begin{equation*}
P_{R_{d s-\mathrm{on}}}=R_{d s-\mathrm{on}} \times\left(I_{s(\mathrm{rms})}\right)^{2}=R_{d s-\mathrm{on}} \times\left(\frac{2 N-D(N-1)+2}{\sqrt{D}(1-D)}\right)^{2} . \tag{52}
\end{equation*}
$$

The switching loss of the power switch is obtained as follows:

$$
\begin{equation*}
P_{S W}=f_{s} c_{s} v_{s}^{2}=f_{s} c_{s}\left(\frac{1}{2+N(3-D)}\right)^{2} . \tag{53}
\end{equation*}
$$

The following equation expresses diode forward resistance losses:
$\qquad$

$$
\begin{align*}
P_{R F\left(D_{1} \sim D_{o}\right)} & =R_{F\left(D_{1} \sim D_{o}\right)} \times\left(I_{\left(D_{1} \sim D_{o}\right)(\mathrm{rms})}\right)^{2} \\
& =\left[\left(R_{F D_{1}}+R_{F D_{o}}\right) \times\left(\frac{I_{o}}{\sqrt{1-D}}\right)^{2}\right]+\left[\left(R_{F D_{2}}+R_{F D_{3}}\right) \times\left(\frac{I_{o}}{\sqrt{D}}\right)^{2}\right] . \tag{54}
\end{align*}
$$

Forward voltage losses of the used diodes are achieved as follows:

Moreover, capacitor power losses are expressed as follows:

$$
\begin{align*}
P_{V F\left(D_{1} \sim D_{o}\right)} & =V_{F\left(D_{1} \sim D_{o}\right)} \times I_{\left(D_{1} \sim D_{o}\right)(\text { ave })} \\
& =\left(V_{F D_{1}}+V_{F D_{2}}+V_{F D_{3}}+V_{F D_{o}}\right) \times I_{o} . \tag{55}
\end{align*}
$$

$$
\begin{align*}
P_{R(C)}= & R_{\left(C_{1} \sim C_{o}\right)} \times\left(I_{\left(C_{1} \sim C_{o}\right)(\mathrm{rms})}\right)^{2}+R_{\left(C_{i n}\right)} \times\left(I_{\left(C_{i n}\right)(\mathrm{rms})}\right)^{2} \\
= & {\left[\left(R_{C_{1}}+R_{C_{2}}+R_{C_{3}}\right) \times\left(\frac{I_{o}}{\sqrt{D(1-D)}}\right)^{2}\right]+\left[\left(R_{C_{o}}\right) \times\left(\frac{I_{o}}{\sqrt{D}}\right)^{2}\right] }  \tag{56}\\
& +R_{C i n} \times\left(I_{\left(L_{i n}\right)(\mathrm{rms})}-I_{\left(L N_{1}\right)(\mathrm{rms})}\right)^{2} .
\end{align*}
$$

The primary, secondary, and tertiary sides of coupled inductor and input filter's inductor conduction loss can be obtained as follows:

$$
\begin{align*}
P_{R(L)}= & R_{\left(L_{\text {in }}\right)} \times\left(I_{\left(L_{i n}\right)(\mathrm{rms})}\right)^{2}+R_{\left(L N_{1} \sim L N_{3}\right)} \times\left(I_{\left(L N_{1} \sim L N_{3}\right)(\mathrm{rms})}\right)^{2} \\
= & {\left[R_{L_{i n}} \times\left(\sqrt{\frac{[(2 D(N+1))+3 N(1-D)]^{2}}{D(1-D)^{2}}+\frac{(3-D)^{2}}{1-D}} I_{o}\right)^{2}\right]+} \\
& {\left[R_{L N_{1}} \times\left(\frac{N \sqrt{9-5 D}}{\sqrt{D(1-D)}} I_{o}\right)^{2}\right]+\left[R_{L N_{2}} \times\left(\frac{1}{\sqrt{D(1-D)}} I_{o}\right)^{2}\right] }  \tag{57}\\
& +\left[R_{L N_{2}} \times\left(\sqrt{\frac{4-3 D}{D(1-D)}} I_{o}\right)^{2}\right] .
\end{align*}
$$

Table 1: Comparison of the suggested DC-DC structure with other comparable converters.

| Converter | Number of |  |  |  | Voltage gain | Voltage stress on switch | Voltage stress on output diode | Current stress on switch | Max current stress on diode | Continuous input current |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $S$ | $D$ |  | $L+C L$ |  |  |  |  |  |  |
| [4] | 1 | 4 | 5 | $1+1^{2 w}$ | $\begin{gathered} (1+D+N(2-D)) / \\ (1-D) \end{gathered}$ | $\begin{gathered} V_{o} \\ (1+D+N(2-D)) \end{gathered}$ | $\begin{gathered} (N+1) V o / \\ (1+D+N(2-D)) \end{gathered}$ | $\begin{gathered} (2 D+N(3.14-2.14 D)) \\ I_{o} / D(1-D) \end{gathered}$ | $(2+N) I_{o} /(1-D)$ | Yes |
| [5] | 1 | 6 | 5 | $0+1^{2 w}$ | $(2+N+N D) /(1-D)$ | $V_{o} /(2+N+N D)$ | $N V_{o} /(2+N+N D)$ | - 1 ( $1-$ ) | - | No |
| [6] | 1 | 4 | 5 | $1+1^{2 w}$ | $\begin{gathered} ((N+1)(1+D)) \\ (1-D) \end{gathered}$ | $V_{o} /((N+1)(1+D))$ | $V_{o} /(1+D)$ | $2(N+1) I_{o} / D(1-D)$ | $\begin{gathered} 2(N+1) I_{o} / D \\ (1-D) \end{gathered}$ | Yes |
| [7] | 1 | 5 | 5 | $0+1^{2 w}$ | $\begin{gathered} (1+D+N(2-D)) / \\ (1-D) \end{gathered}$ | $\begin{gathered} V_{o} \\ (1+D+N(2-D)) \end{gathered}$ | $\begin{gathered} N V_{o} \\ (1+D+N(2-D)) \end{gathered}$ | $2(N+1) I_{o} / D$ | $2 I_{o} /(1-D)$ | No |
| [11] | 1 | 5 | 5 | $0+1^{2 w}$ | $\begin{gathered} (2+N(2-D)) / \\ (1-D) \end{gathered}$ | $V_{o} /(2+N(2-D))$ | $V_{o} /(2+N(2-D))$ | $\begin{gathered} (2+N D(2-D)) I_{o} / \\ D(1-D) \end{gathered}$ | $\begin{aligned} & 2(N+1) I_{o} / \\ & (1-D) \end{aligned}$ | Yes |
| [19] | 1 | 7 | 8 | $1+1^{2 w}$ | $\begin{gathered} (4-D+N(2-D)) / \\ (1-D) \end{gathered}$ | $\begin{gathered} V_{o} \\ (4-D+N(2-D)) \end{gathered}$ | $\begin{aligned} & (N(--D)-D) V_{o} \\ & (4-D+N(2-D)) \end{aligned}$ | - | - | No |
| [20] | 1 | 4 | 5 | $1+1^{2 w}$ | $\begin{gathered} ((N+1) D+N+2) / \\ (1-D) \end{gathered}$ | $\begin{gathered} V{ }_{o} \\ ((N+1+N+2) D) \end{gathered}$ | $\begin{gathered} (N+1) V_{o} /(N+1) \\ D+N+2) \end{gathered}$ | $(2+2 N D) I_{o} / D(1-D)$ | $\begin{gathered} (2+2 N D) I_{o} \\ D(1-D) \end{gathered}$ | Yes |
| [21] | 1 | 4 | 5 | $1+1^{2 w}$ | $(2+N+D) /(1-D)$ | $V_{o} /(2+N+D)$ | $\begin{aligned} & (N+1) V_{o} \\ & (2+N+D) \end{aligned}$ | $\begin{gathered} (2+D+N(2-D)) I_{o} / \\ D(1-D) \end{gathered}$ | $\begin{gathered} 2 \\ (2 D+N(2-D)) \\ I_{o} / D(1-D) \end{gathered}$ | Yes |
| [22] | 1 | 4 | 4 | $0+1^{2 w}$ | $(1+N+N D) /(1-D)$ | $V{ }_{o} /(1+N+N D)$ | $N V_{o} /(1+N+N D)$ | $(1+N D) I_{o} / D(1-D)$ | $I_{o} /(1-D)$ | Yes |
| [23] | 1 | 5 | 5 | $0+1^{2 w}$ | $(2+2 N) /(1-D)$ | $V_{o} /(2+2 N)$ | $(N+1) V_{o} /(2+2 N)$ | $2(N+D) I_{o} / D(1-D)$ | $2 N I_{o} / D(1-D)$ | Yes |
| [24] | 1 | 5 | 4 | $0+1^{2 w}$ | $\begin{gathered} (1+D+N D(1+D)) / \\ 2(1-D) \end{gathered}$ | $V_{o} /(2<+N+N D)$ | $\begin{gathered} 2 N D V_{o} \\ (1+D+N D(1+D)) \end{gathered}$ | $\begin{gathered} (2 N+(1-N) D) I_{o} \\ D(1-D) \end{gathered}$ | $2 I_{o} /(1-D)$ | No |
| [25] | 2 | 3 | 4 | $0+1^{3 w}$ | $\begin{gathered} (2+N(1+D)) / \\ (1-D) \end{gathered}$ | $V_{o} /(2+N(1+D))$ | $\begin{gathered} (N D) V o / \\ (2+N(1+D)) \end{gathered}$ | $(2+N(1+D)) I_{o} /(1-D)$ | $2 I_{o} /(1-D)$ | Yes |
| [26] | 1 | 6 | 6 | $0+1^{3 w}$ | $\begin{gathered} ((3-D) N+2) / \\ (1-D) \end{gathered}$ | $V_{o} /((3-D) N+2)$ | $\begin{gathered} (N+1) V_{o} /((3-D) \\ N+2) \end{gathered}$ | $\begin{gathered} ((6-4 D) N+2) I_{o} / \\ D(1-D) \end{gathered}$ | $2 I_{o} /(1-D)$ | Yes |
| [27] | 2 | 4 | 4 | $0+1^{3 w}$ | $(1+N+D) /(1-D)$ | $V{ }_{o} /(1+N+D)$ | $N V_{o} /(1+N+D)$ | $(0.5 N D) I_{o} / D(1-D)$ | $\begin{gathered} (N+2) I_{o} / \\ 2(1-D) \end{gathered}$ | Yes |
| [28] | 1 | 4 | 4 | $1+1^{3 \mathrm{w}}$ | $\begin{gathered} (2-D+N(2-D)) / \\ (1-D) \end{gathered}$ | $\begin{gathered} V_{o} \\ (2-D+N(2-D)) \end{gathered}$ | $\begin{gathered} N V_{o} \\ (2-D+N(2-D)) \end{gathered}$ | - | - | No |
| [30] | 2 | 2 | 2 | $2+0$ | $2 /(1-D)$ | $V_{o} / 2$ | $V$ o | - | - | Yes |
| [31] | 2 | 2 | 2 | $2+0$ | $\begin{gathered} \left.\left(1-D^{2}\right) /\right) \\ \left(1-2 D+D^{2}\right) \end{gathered}$ | $V_{o} /\left(1-D^{2}\right)$ | $V_{o} /\left(1-D^{2}\right)$ | - | - | Yes |
| [32] | 1 | 3 | 3 | $1+1^{2 \mathrm{w}}$ | $(N+2) /(1-D)$ | $V_{o} /(N+2)$ | $(N+1) V_{o} /(N+2)$ | $(2 N D+1) I_{o} /(D)$ | $\begin{gathered} (2 N+2-N D) \\ I_{o} /(D(1-D)) \end{gathered}$ | Yes |
| [33] | 1 | 4 | 4 | $0+1^{3 w}$ | $(2+2 N N D) /(1-D)$ | $V{ }_{o} /(2+2 N N D)$ | $\begin{aligned} & \left(1+N V_{o}\right) / \\ & (2+2 N N D) \end{aligned}$ | $\begin{gathered} (1+2 N N D+D) I_{o} / \\ (D(1-D)) \end{gathered}$ | $2 I_{o} /(1-D)$ | Yes |
| [34] | 1 | 6 | 6 | $0+1^{3 w}$ | $(3+4 N N D) /(1-D)$ | $V_{o} /(3+4 N N D)$ | $\begin{aligned} & (2 N+1) V_{o} \\ & (3+4 N N D) \end{aligned}$ | $\begin{gathered} (3+4 N N D) I_{o} / \\ (1-D)+\left(4(N+1) I_{o} / D\right) \end{gathered}$ | $2 I_{o} /(1-D)$ | No |
| Proposed | 1 | 4 | 5 | $0+1^{3 w}$ | $\begin{gathered} ((3-D) N+2) / \\ (1-D) \end{gathered}$ | $V_{o} /((3-D) N+2)$ | $\begin{gathered} (N+1) V_{o} /((3-D) \\ N+2) \end{gathered}$ | $\begin{gathered} (1+D+N(3-D)) I_{o} \\ D(1-D) \\ \hline \end{gathered}$ | $2 I_{0} /(1-D)$ | Yes |

## 6. Comparison Assessment

Table 1 shows a comparison between the recommended DCDC topology and other similar converters in terms of voltage gain, component number, voltage and current stress of the switch, voltage stress of output diode, maximum current stress of diodes, and input current. To prove the performance of the presented structure, five competitive diagrams have been indicated in Figures 8-11.

According to Figure 8 that illustrates the voltage gain comparison versus duty cycle, it is clear that the suggested structure has a higher voltage conversion ratio than all other converters for all ranges of duty cycle (except converters in References [33, 34]). However, the converter in Reference [34] has more components and high current peak of power switch (based on Figure 11(a)). The voltage gain of the suggested converter is higher than the structure in Reference [33] for duty cycle $0^{<} D^{<} 0.5$, but for higher duty cycles, the gain of the mentioned topology in Reference [33] is greater; that it depicts the superiority of the recommended structure.

Operation with high duty cycle leads to high power loss in switches.

Figure 9 shows the voltage stress comparison of power switches versus $D$. It is clear that the voltage stress of the power switch in the suggested structure is lower than the one in all introduced converters in Table 1 (except [34]). It means that a low on-state resistance switch can be selected in these converters.

Figure 10 illustrates the voltage stress comparison of output diode versus duty cycle. It is evident that the voltage stress of the output diode in the presented structure is lower than the other converters for all ranges of duty cycle (except converters in References [5, 11, 19, 25, 28]). The voltage stress of the output diode in converters [5, 19, 28] are lower than the suggested structure for $D^{>} 0.4$ and $D^{<} 0.4$, respectively. The voltage stress of the output diode in the structures [11,25] is lower than the suggested structure for all ranges of $D$. But, these structures have a higher voltage stress across power switch and lower voltage conversion ratio than the suggested structure.


Figure 8: Voltage gain comparison of suggested structure with other converters, $N=2$.


Figure 9: Comparison of the normalized voltage stress of power switch, $N=2$.

Figure 11(a) depicts the current stress comparison of power switches versus $D$. It is seen that the current stress in the suggested structure is lower than converters $[26,33]$ and [34] for $D^{>} 0.4$ and all ranges of duty cycle, respectively. Therefore, the efficiency of the converter in Reference
[34] is lower than the proposed converter. Moreover, the minimum rate of current stress of the power switch in the proposed converter happens at duty cycle between $0.3^{<} D^{<} 0.7$. Figure 11 (b) displays the maximum current stress comparison of diodes versus duty cycle. As it can


Figure 10: Comparison of the normalized voltage stress of output diode versus, $N=2$.


FIgure 11: (a) Comparison of the normalized current stress of switch, $N=2$. (b) Comparison of the normalized maximum current stress of diode, $N=2$.

Table 2: List of the circuit components of the prototype.

| Element | Specification |
| :--- | :---: |
| Power switch $S$ | IRF260 N $(200 \mathrm{~V} / 50 \mathrm{~A}), R_{D S(O N)}=0.04 \Omega$ |
| Diodes | MUR2060 $600 \mathrm{~V} / 20 \mu \mathrm{~A})$ |
| $C_{1}, C_{2}$, and $C_{3}$ | $200 \mathrm{~V} / 220 \mu \mathrm{~F}$ |
| $C_{o}$ | $450 \mathrm{~V} / 470 \mu \mathrm{~F}$ |
| Coupled inductor | Ferrite EE core with $L_{m}=200 \mu \mathrm{H}$ |
| LC input filter | $L_{\text {in }}: 50 \mu \mathrm{H}$ |
|  | $C_{\text {in }}: 220 \mu \mathrm{~F} / 50 \mathrm{~V}$ |

Table 3: Specification of the experimental prototype of the presented topology.

| Parameter | Value |
| :--- | :---: |
| Rated output power | 120 W |
| $V_{\text {in }}$ | 12 V |
| $V_{\text {out }}$ | 200 V |
| $\left(n_{1} / n_{2} / n_{3}\right)$ | $1 / 2 / 2$ |
| Switching frequency $\left(f_{s}\right)$ | 50 kHz |
| Duty cycle | 0.6 |



Figure 12: Measured waveform of output voltage $V_{o}$.


Figure 13: Measured voltage waveform of power switch $V_{\text {DS }}$.


Figure 14: Voltage waveforms of capacitors, (a) $\mathrm{V}_{\mathrm{C} 1}$, (b) $\mathrm{V}_{\mathrm{C} 2}$, and (c) $\mathrm{V}_{\mathrm{C} 3}$.


FIGURE 15: Voltage and current waveforms of diodes, (a) $V_{\mathrm{D} 1}$ and $i_{\mathrm{D} 1}$, (b) $V_{\mathrm{D} 2}$ and $i_{\mathrm{D} 2}$, (c) $V_{\mathrm{D} 3}$ and $i_{\mathrm{D} 3}$, and (d) $\mathrm{V}_{\mathrm{Do}}$ and and $\mathrm{i}_{\mathrm{Do}}$.


Figure 16: Measured waveform of input source current $\mathrm{I}_{\mathrm{in}}$. (a) Without low pass filter and (b) with low pass filter.

Table 4: Comparison between experimental and theoretical voltage values.

| Parameter | Experimental value $(\mathrm{V})$ | Theoretical value $(\mathrm{V})$ |
| :--- | :---: | :---: |
| $V_{C 1}$ | 112 | 114 |
| $V_{C 2}$ | 64 | 66 |
| $V_{C 3}$ | 22 | 24 |
| $V_{C o}$ | 200 | 204 |
| $V_{D 1}$ | 88 | 90 |
| $V_{D 2}$ | 147 | 150 |
| $V_{D 3}$ | 58 | 60 |
| $V_{D o}$ | 88 | 90 |
| $V_{D S}$ | 29 | 30 |

Table 5: Power loss specification at $P_{o}=120 \mathrm{~W}$.

| Parameter | Value (W) |
| :--- | :---: |
| Total losses of power switch | 4.41 |
| Total losses of diodes | 1.02 |
| Coupled inductor losses | 2.11 |
| Total losses of capacitors and other | 0.559 |
| Rated output power | 120 |



Figure 17: (a) Proportion of component loss breakdown at 120 W . (b) Theoretical and experimental efficiencies of the suggested structure under various output power.


Figure 18: Experimental prototype of the proposed converter.
be seen, the maximum current stress on diode in the proposed converter is lower than the one in other structures (except the one in converter [22]).

## 7. Experimental Results

In order to certify the suggested converter's operation and prove the theoretical results, a 120 W sample has been made in the laboratory. In the proposed converter, the input voltage is boosted from 12 V to 200 V for the duty cycle of 0.6 . The circuit components and specifications of the experimental prototype are presented in Tables 2 and 3, respectively.

The experimental results are shown in Figures 12-16. Time per division in the experimental figures is equal to $10 \mu \mathrm{~s}$. Output voltage of the suggested converter is illustrated in Figure 12, which is equal to 200 V for the $D=0.6$, which confirms equation (17). It is evident that the voltage ripple of the output voltage is very low.

Figure 13 displays the voltage and current of the power switch. Its voltage is equal to 30 V and is much lower than the output voltage, so, it can be noted that a switch with low $R_{D S}$ (on) can be employed in the proposed topology.

Also, this experimental result confirms equation (35). Figures 14(a)-14(c) represent the voltage waveforms of capacitors (C1~ C3). The experimental value of $V_{C I}$ is equal to 112 V and verifies equation (13). Additionally, $V_{C 2}$ and $V_{C 3}$ are equal to 64 V and 22 V , which verify equations (12) and (14), respectively.

The voltage and current waveforms of diodes (D1~ Do) are indicated in Figures 15(a)-15(d). The value of the voltage across diodes $D_{1}$ and $D_{o}$ are equal to 88 V . According to equation (32), the theoretical values of the voltages of these diodes are equal to 90 . Also, the voltages across diode $D_{2}$ and $D_{3}$ are equal to 147 V and 58 V , which confirm equations (33)-(34), respectively. It is plain to see that voltages of diodes are much lower than the output voltage.

The input source current with and without low pass filter is depicted in Figure 16. An LC low pass filter is applied to the converter's input port to reduce the input source current ripple. The proposed converter with an LC low pass filter is shown in Figure 1. Theoretical and experimental voltage values of the semiconductor and capacitors are compared and summarized in Table 4. Experimental values are lower, and this difference is because of the parasitic component effect. Table 5 gives power losses of the elements of the proposed converter at $P_{o}=120 \mathrm{~W}$. It is clear that the main part of the proposed converter total losses is attributed to the switch and diode losses.

Figure 17 shows the proportion of component loss breakdown at $P_{o}=120 \mathrm{~W}$, and the measured theoretical and experimental efficiencies of the recommended topology based on equation (49) under various output powers are ranged from 50 W to 120 W . The maximum value of the efficiency is equal to $92.11 \%$ which is derived at $P_{o}=120 \mathrm{~W}$ and under $V_{\text {in }}=12 \mathrm{~V}$, $f_{S}=50 \mathrm{kHz}, n_{2}=n_{3}=2$, and duty cycle of 0.6 . Also, for output power higher than 80 W , the efficiency is obtained more than $90 \%$. Finally, the experimental prototype of the suggested topology is depicted in Figure 18.

## 8. Conclusion

In this article, a new single-switch nonisolated high gain DC-DC converter is introduced. To attain a high voltage conversion ratio, a three-winding coupled inductor (TWCL) and a voltage multiplier are used in this topology. VMC also operates as a clamp circuit and recycles the energy of the leakage inductance of the coupled inductor, so voltage stress on the power switch and other semiconductors is reduced and the efficiency will be improved. Steady-state and efficiency analysis of the recommended structure is also provided. Lastly, to prove the operation of the presented structure and the validity of the theoretical results, a 120 W experimental sample with 200 V output voltage is built. According to the theoretical and experimental analyses, it can be expressed that the suggested topology has the following superiorities: (1) high voltage conversion ratio in low duty cycle, (2) low number of elements, (3) input and output sides have common ground, and (4) voltage stress across the power switch and diodes is low, so, a power switch with low $R_{D S-O N}$ and low-rated diodes can be used that brings about lower power loss, lower cost, and higher efficiency.

## Data Availability

The data supporting this study's findings are available from the corresponding author upon reasonable request.

## Conflicts of Interest

The authors declare that they have no conflicts of interest.

## References

[1] M. Hoseinzadeh Lish, R. Ebrahimi, H. Madadi Kojabadi, J. M. Guerrero, N. Nourani Esfetanaj, and L. Chang, "Novel high gain DC-DC converter based on coupled inductor and diode capacitor techniques with leakage inductance effects," IET Power Electronics, vol. 13, no. 11, pp. 2380-2389, 2020.
[2] M. Dezhbord, M. Babalou, V. Marzang, P. Alavi, S. H. Hosseini, and S. Mohammadi, "A new high step-up three-port DC-DC structure for hybrid PV/battery energy systems," in Proceedings of the 10th International Power Electronics, Drive Systems and Technologies Conference, 2019.
[3] H. Shayeghi, S. Pourjafar, and S. M. Hashemzadeh, "A switching capacitor based multi-port bidirectional DC-DC converter," IET Power Electronics, vol. 14, 2021.
[4] S. Hasanpour, A. Baghramian, and H. Mojallali, "A modified SEPIC-based high step-Up DC-DC converter with quasiresonant operation for renewable energy applications," IEEE Transactions on Industrial Electronics, vol. 66, no. 5, pp. 3539-3549, 2019.
[5] Y.-S. Wong, J.-F. Chen, K.-B. Liu, and Y.-P. Hsieh, "A novel high step-up DC-DC converter with coupled inductor and switched clamp capacitor techniques for photovoltaic systems," Energies, vol. 10, no. 3, p. 378, 2017.
[6] A. Farakhor, M. Abapour, and M. Sabahi, "Study on the derivation of the continuous input current high-voltage gain DC/DC converters," IET Power Electronics, vol. 11, no. 10, pp. 1652-1660, 2018.
[7] X. Hu, B. Gao, Y. Huang, and H. Chen, "Novel single switch DC-DC converter for high step-up conversion ratio," Journal of Power Electronics, vol. 18, no. 3, pp. 662-671, 2018.
[8] S. M. Hashemzadeh, S. H. Hosseini, E. Babaei, and M. Sabahi, "Design and modelling of a new three winding coupled inductor based high step-up DC-DC converter for renewable energy applications," IET Power Electrononics, vol. 15, 2022.
[9] A. Samadian, S. M. Hashemzadeh, M. G. Marangalu, M. Maalandish, and S. H. Hosseini, "A new dual-input high step-up DC-DC converter with reduced switches stress and low input current ripple," IET Power Electronics, vol. 14, no. 9, pp. 1669-1683, 2021.
[10] S. M. Hashemzadeh, V. Marzang, S. Pourjafar, and S. Hossein Hosseini, "An ultra high step-up dual-input single-output DC-DC converter based on coupled inductor," IEEE Transactions on Industrial Electronics, vol. 69, no. 11, pp. 1102311034, 2022.
[11] V. Marzang, S. M. Hashemzadeh, P. Alavi, A. KhoshkbarSadigh, S. H. Hosseini, and M. Z. Malik, "A modified tripleswitch triple-mode high step-up DC-DC converter," IEEE Transactions on Industrial Electronics, vol. 69, no. 8, pp. 8015-8027, 2022.
[12] M. Babalou, M. Dezhbord, M. Maalandish, S. H. Hosseini, M. R. Islam, and H. Torkaman, "Modular DC-DC converter with reduced current ripple and low voltage stress suitable for high voltage applications," International Journal of Circuit Theory and Applications, pp. 1-18, 2022.
[13] P. Alavi, P. Mohseni, E. Babaei, and V. Marzang, "An ultrahigh step-up DC-DC converter with extendable voltage gain and soft-switching capability," IEEE Transactions on Industrial Electronics, vol. 67, no. 11, pp. 9238-9250, 2020.
[14] M. E. Azizkandi, F. Sedaghati, H. Shayeghi, and F. Blaabjerg, "A high voltage gain DC-DC converter based on three winding coupled inductor and voltage multiplier cell," IEEE Transactions on Power Electronics, vol. 35, no. 5, pp. 45584567, 2020.
[15] V. Marzang, P. A. Tabbat, A. Khoshkbar-Sadigh, P. Mohseni, S. M. Hashemzadeh, and I. Talebian, "An interleaved high step-up DC-DC converter with low voltage-stress on semiconductors," in Proceedings of the The 46th Annual Conference of the IEEE Industrial Electronics Society, 2020.
[16] T. Nouri, N. Vosoughi, S. H. Hosseini, E. Babaei, and M. Sabahi, "An interleaved high step-up converter with coupled inductor and built-in transformer voltage multiplier cell techniques," IEEE Transactions on Industrial Electronics, vol. 66, no. 3, pp. 1894-1905, 2019.
[17] M. Kim and S. Choi, "A fully soft-switched single switch isolated DC-DC converter," IEEE Transactions on Power Electronics, vol. 30, no. 9, pp. 4883-4890, 2015.
[18] K.-B. Park, G.-W. Moon, and M.-J. Youn, "Nonisolated high step-up boost converter integrated with sepic converter," IEEE Transactions on Power Electronics, vol. 25, no. 9, pp. 2266-2275, 2010.
[19] A. M. S. S. Andrade, L. Schuch, and M. L. da Silva Martins, "Analysis and design of high-efficiency hybrid high step-up dc-dc converter for distributed PV generation systems," IEEE Transactions on Industrial Electronics, vol. 66, no. 5, pp. 3860-3868, 2019.
[20] H. Ardi and A. Ajami, "Study on a high voltage gain SEPICbased DC-DC converter with continuous input current for sustainable energy applications," IEEE Transactions on Power Electronics, vol. 33, no. 12, pp. 10403-10409, 2018.
[21] R. Moradpour, H. Ardi, and A. Tavakoli, "Design and implementation of a new SEPIC-based high step-up DC/DC converter for renewable energy applications," IEEE Transactions on Industrial Electronics, vol. 65, no. 2, pp. 1290-1297, 2018.
[22] M. Premkumar, U. Subramaniam, H. Haes Alhelou, and P. Siano, "Design and development of non-isolated modified SEPIC DC-DC converter topology for high-step-up applications: investigation and hardware implementation," Energies, vol. 13, no. 15, p. 3960, 2020.
[23] W. Hassan, Y. Lu, M. Farhangi, D. D. C. Lu, and W. Xiao, "Design, analysis and experimental verification of a high voltage gain and high-efficiency DC-DC converter for photovoltaic applications," IET Renewable Power Generation, vol. 14, no. 10, pp. 1699-1709, 2020.
[24] M. Premkumar, C. Kumar, A. Anbarasan, and R. Sowmya, "A novel non-isolated high step-up DC-DC boost converter using single switch for renewable energy systems," Electrical Engineering, vol. 102, no. 2, pp. 811-829, 2020.
[25] X. Zhang, L. Sun, Y. Guan et al., "Novel high step-up softswitching DC-DC converter based on switched capacitor and coupled inductor," IEEE Transactions on Power Electronics, vol. 35, no. 9, pp. 9471-9481, 2020.
[26] M. Khalilzadeh and K. Abbaszadeh, "Non-isolated high stepup DC-DC converter based on coupled inductor with reduced voltage stress," IET Power Electronics, vol. 8, no. 11, pp. 2184-2194, 2015.
[27] Y. Tang, D. Fu, J. Kan, and T. Wang, "Dual switches DC/DC converter with three-winding-coupled inductor and charge pump," IEEE Transactions on Power Electronics, vol. 31, no. 1, pp. 461-469, 2016.
[28] K.-C. Tseng, J.-T. Lin, and C.-C. Huang, "High step-up converter with three-winding coupled inductor for fuel cell energy source applications," IEEE Transactions on Power Electronics, vol. 30, no. 2, pp. 574-581, 2015.
[29] V. Marzang, S. H. Hosseini, N. Rostami, P. Alavi, P. Mohseni, and S. M. Hashemzadeh, "A high step-up non-isolated DCDC converter with flexible voltage gain," IEEE Transactions on Power Electronics, vol. 35, no. 10, pp. 10489-10500, 2020.
[30] J. C. Rosas-Caro, J. E. Valdez-Resendiz, J. C. Mayo-Maldonado et al., "Fuel-cell energy generation system based on the series-capacitor boost converter," International Journal of Hydrogen Energy, vol. 46, no. 51, pp. 26126-26137, 2021.
[31] J. E. Valdez-Resendiz, J. C. Rosas-Caro, J. C. Mayo-Maldonado, and G. Calderon-Zavala, "Input-current/output-voltage ripple mitigation in the double dual boost converter," Electric Power Systems Research, vol. 162, pp. 150-160, 2018.
[32] H. Ardi, A. Ajami, and M. Sabahi, "A novel high step-up $\mathrm{DC}-\mathrm{DC}$ converter with continuous input current integrating
coupled inductor for renewable energy applications," IEEE Transactions on Industrial Electronics, vol. 65, no. 2, pp. 1306-1315, 2018.
[33] M. Chen, C. Yin, P. C. Loh, and A. Ioinovici, "Improved large DC gain converters with low voltage stress on switches based on coupled-inductor and voltage multiplier for renewable energy applications," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, no. 3, pp. 2824-2836, 2020.
[34] J. Ding, S. Zhao, S. Gao, and H. Yin, "A single-switch high step-up DC-DC converter based on three-winding coupled inductor and pump capacitor unit," IEEE Transactions on Power Electronics, vol. 37, no. 3, pp. 3053-3061, 2022.

