Research Article

A Nonisolated Single-Switch Coupled Inductor-Based DC-DC Converter with High Voltage Gain for Renewable Power Generation Systems

Hafez Nouhi, Vahid Talavat, and Mohammad Farhadi-Kangarlu

Department of Electric Power Engineering, Faculty of Electrical and Computer Engineering, Urmia University, Urmia, Iran

Correspondence should be addressed to Mohammad Farhadi-Kangarlu; m.farhadi@urmia.ac.ir

Received 12 September 2022; Revised 25 November 2022; Accepted 4 May 2023; Published 24 May 2023

Academic Editor: Ibrahim Mahariq

Copyright © 2023 Hafez Nouhi et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This article proposed a new structure of nonisolated high step-up DC-DC converter based on a three-winding coupled inductor and voltage multiplier cells (VMCs) for renewable energy systems applications such as PV power generation. Continuous input current with low ripple, common ground between output and input ports, low voltage stress across semiconductors, low number of components, high voltage gain, and high efficiency are the main advantages of the proposed converter. In order to further increase the output voltage, the windings of the coupled inductor are combined with VMC. The combination of coupled inductor and VMC technique leads to a high voltage gain with low duty cycle, and therefore the conduction loss of power switch is reduced. Additionally, the diodes’ reverse recovery currents are reduced which improve the presented topology’s efficiency. On the other hand, the used VMCs clamp the voltage, and the peak voltages across power switch are decreased. The operational modes, steady-state, and efficiency analysis are discussed. Also, to demonstrate the performance of the recommended converter, an experimental prototype with 580 W output power and 400 V output voltage with the switching frequency of 25 kHz is built and the experimental results are presented. Also, another 1 kW, 400 V with the switching frequency of 50 kHz has been implemented and tested.

1. Introduction

Due to increased energy consumption, environmental degradation, and the decrease of fossil resources, the generation of electricity from renewable energy sources such as photovoltaic (PV) and wind has increased dramatically in recent years [1, 2]. However, owing to uncertain climatic circumstances, these types of energy sources have low output voltage and nonregulated output power with low dependability [3, 4]. DC-DC converters are used to improve and manage the output voltage of renewable energy sources [5, 6]. The traditional boost PWM converter may be used to increase the voltage. However, due to voltage gain limitations, it cannot be employed for high voltage applications [7, 8]. In fact, to increase the voltage conversion ratio even more, the power switch of this converter should be set to a high number [9]. As a result, there is a large conduction power loss and a low efficiency [10, 11]. The peak voltage on the power switch and diode of the traditional boost design, on the other hand, is equivalent to the output voltage [12]. As a result, high-rated semiconductors should be employed for this converter’s implementation. To address this issue, high step-up converters with higher voltage conversion ratios are proposed for renewable energy producing systems, as seen in Figure 1 [13]. Isolated/nonisolated, unidirectional/bidirectional, soft switched/hard switched, current feed/voltage feed, and nonminimum phase/minimum phase are the several categories of high step-up topologies [14]. Various methods for increasing voltage gain are also presented, including switched capacitors, VMC, magnetic coupling (magnetically coupled based, tapped inductor, isolated, and built-in transformer), and multistage techniques such as interleaved, multilevel, and cascaded (hybrid and quadratic) [15].

Isolated high step-up converters with a single switch are proposed in [16, 17]. An isolated transformer achieves
galvanic isolation between the input and output sides. Furthermore, these topologies offer exceptional efficiency due to semiconductor ZVS and ZCS. Nonisolated structures are less in size, volume, and cost than isolated topologies. Furthermore, common ground between input and output ports is possible. The magnetic coupling approach can be employed as a coupled inductor in this sort of DC-DC converter. In addition, the windings of the coupled inductor are paired with VMCs to enhance the output voltage even further. Another advantage of the coupled inductors is that they have two or three windings on a single magnetic core. As a result, the converter’s volume is decreased [18].

There are numerous high step-up DC-DC converters topologies published in the articles. Reviewing all the converters is not possible. However, some more competitive ones are surveyed here. Heidari et al. and Wong et al. [19, 20] suggested nonisolated boost converters based on VMC and coupled inductor. These topologies benefit from high voltage gain, high power efficiency, and low voltage stress across semiconductors. However, the coupled inductor’s main side is in series with the input side. As a result, the fundamental shortcoming of these converters is input current with excessive ripple. On the input side, a low-pass filter can be used to decrease the ripple of the input current. However, this process increases the cost and volume. Khalilzadeh and Abbaszadeh [21] described a nonisolated high step-up converter with high voltage gain and low voltage stress. The main benefits of this converter are its high efficiency, ease of control, and recycling of leakage energy. However, this topology has a pulsating high-ripple input current. For renewable energy applications, a low input current ripple high step-up SEPIC-based nonisolated DC-DC converter is presented in [22]. The limited number of components in this topology results in good efficiency. However, its voltage gain is lower than that of other comparable converters. Alghaythi et al. and Kudrkandi and Nouri [23, 24] presented an interleaved high step-up coupled inductor-based converter with high voltage gain for renewable energy applications. The interleaved structure results in reduced input current ripple. Nonetheless, because of the large number of the diodes and the capacitors, these topologies are high-volume and expensive topologies.

In this article, a topology of nonisolated high step-up DC-DC converter is proposed for renewable applications such as PV power generation. The presented converter is designed based on coupled inductor and VMC technique. The main benefits of the presented topology are as follows:

1. Continuous input current with low ripple
2. Low voltage stress across semiconductors
3. Common ground between input and output ports
4. High voltage gain
5. Low volume and cost
6. High power efficiency

To attain a high output voltage, the secondary side of the coupled inductor is combined with VMC, which leads to a high voltage gain with low duty cycle, and as a result, the conduction loss of the power switch is reduced. The used VMCs act as voltage clamps, and the peak voltage on the power switch is reduced. The converter is presented and its operation modes are analyzed in Section 2. Its steady-state analysis is presented in Section 3. The converter design considerations and its efficiency analysis are given in Sections 4 and 5, respectively. The comparative studies and experimental results are presented in Sections 6 and 7, respectively.

2. The Proposed Topology and Its Operation

Modes Analysis

The circuit of the suggested topology is depicted in Figure 2. Based on the figure, there are four power diodes (D1, D2, D3, and D4), one power switch (S), five capacitors (C1, C2, C3, C4, and C5), an input inductor (L1), and one coupled inductor with three windings in the presented converter’s structure. The coupled inductor is assumed as an ideal transformer including leakage and magnetizing inductances (Lk and Lm) and turns ratio \( N = n_2/n_1 = n_3/n_1 \). The input inductor is used to reduce the input current ripple, which is essential for renewable energy sources. The windings of the coupled inductor are combined the voltage multiplier (diode/capacitor) cells to increase the output voltage. This combination leads to a high voltage gain with low power switch’s duty cycle.

The key waveforms are depicted in Figure 3. There are two operation modes in each switching period \( T_s \). These modes are explained in the rest of this section.

2.1. Mode 1 \((t_0 < t < t_1)\). This mode starts at \( t = t_0 \), when power switch S is turned ON by applying PWM pulse to the gate. During mode 1, only \( D_2 \) is forward biased, and other diodes are turned OFF. The voltage across input inductor \( L_{in} \) is equal to \( V_{in} \). Therefore, its current is increased. The voltage over leakage and magnetizing inductances is equal to \( V_{C1} - V_{C5} \), which is a negative voltage. Thus, \( i_{Lk} \) and \( i_{Lm} \) are decreased. Capacitor \( C_3 \) is discharged to the coupled inductor’s secondary side and capacitor \( C_2 \) through diode \( D_2 \). Furthermore, capacitors \( C_4 \) and \( C_5 \) are discharged to the output load. This mode ends when power switch S and diode \( D_2 \) are turned OFF. The equivalent structure of mode 1 is depicted in Figure 4(a):

\[
V_{Lm} = V_{in}, \tag{1}
\]

\[
N V_{Lm} = V_{C3} - V_{C1}, \tag{2}
\]

\[
V_{Lm} = V_{C1} - V_{C3}, \tag{3}
\]
2.2. Mode 2 \( (t_1 < t < t_2) \). At \( t = t_1 \), power switch \( S \) is turned OFF, and diodes \( D_1, D_3, \) and \( D_4 \) are forward biased. The equivalent circuit of mode 2 is demonstrated in Figure 4(b). Based on the figure, the voltage across input inductor \( L_{in} \) is equal to \( (V_{in} - V_{C3}) \). This negative voltage makes a negative slope on \( i_{Lin} \). Additionally, the voltage over leakage and magnetizing inductances is \( V_{C4}/N \). Thus, their currents are increased linearly. During this mode, capacitors \( C_3, C_4, \) and \( C_5 \) are charged, and capacitors \( C_1 \) and \( C_2 \) are discharged. According to the configuration of mode 2, the following equations can be expressed:

\[
V_o = V_{C1} + V_{C3},
\]

\[
i_{C3} = -i_{D3} = i_{C4} = i_{n2},
\]

\[
i_{C3} = i_{n1} + i_{C4}.
\]

3. Steady-State Analysis

In this section, the proposed structure’s voltage gain \( (M = V_o/V_{in}) \), voltage of capacitors, peak voltage across semiconductor components, and current of each element are calculated and presented.
3.1. Voltage Calculation. Using equations (1) and (6) and volt-second balance principle on the input inductor $L_{\text{in}}$, the following equation is achieved:

$$\langle V_{L_{\text{in}}} \rangle_{T_r} = 0 \longrightarrow D V_{\text{in}} + (1 - D)(V_{\text{in}} - V_{C_3}) = 0. \quad (11)$$

With the simplification of equation (11), the voltage of capacitor $C_3$ can be expressed versus $V_{\text{in}}$:

$$V_{C_3} = \frac{1}{1 - D} V_{\text{in}}. \quad (12)$$

Using equations (3) and (9) and volt-second balance principle on the input inductor $L_{\text{in}}$, the relation between $V_{C_1}, V_{C_3}$, and $V_{\text{in}}$ is obtained as follows:

$$\langle V_{L_{\text{in}}} \rangle_{T_r} = 0 \longrightarrow D(V_{C_3} - V_{C_1}) + (1 - D)(V_{C_1} + V_{C_3} - V_{C_1}) = 0,$$

$$V_{C_3} - V_{C_1} = V_{\text{in}}. \quad (13)$$

Replacing equation (14) in equation (3), the voltage across $V_{L_{\text{in}}}$ at mode 1 can be calculated as follows:

$$V_{L_{\text{in}}} = -V_{\text{in}}. \quad (15)$$

Replacing equations (12) and (15) into equation (3), the voltage of capacitor $C_3$ is achieved as follows:

$$V_{C_3} = NV_{\text{in}} + V_{C_3} = \frac{1 + (1 - D)N}{1 - D} V_{\text{in}}. \quad (16)$$

Using equations (2) and (8) and volt-second balance principle on the input inductor $L_{\text{in}}$, the voltage of capacitor $C_4$ is obtained as follows:

$$\langle V_{L_{\text{in}}} \rangle_{T_r} = 0 \longrightarrow \frac{D}{N}(V_{C_3} - V_{C_1}) + \frac{(1 - D)}{N} V_{C_4} = 0,$$

$$V_{C_4} = \frac{ND}{1 - D} V_{\text{in}}. \quad (17)$$

Replacing equation (18) into equation (8), the voltage across $V_{L_{\text{in}}}$ at mode 2 can be determined as follows:

$$V_{L_{\text{in}}} = \frac{1}{N} V_{C_4} = \frac{D}{1 - D} V_{\text{in}}. \quad (19)$$

Replacing equations (16) and (19) into (7), the voltage of capacitor $C_1$ is achieved as follows:

$$V_{C_1} = \frac{1 + N + D}{1 - D} V_{\text{in}}. \quad (20)$$
Using equations (15), (20), and (3), the voltage across capacitor $C_5$ can be written as follows:

$$V_{C_5} = \frac{2 + N}{1 - D} V_{\text{in}}. \quad (21)$$

Finally, replacing equations (18) and (21) into (4), the voltage gain (output voltage versus input voltage) is calculated as follows:

$$V_o = V_{C_1} + V_{C_5} = \frac{(1 + D)N + 2}{1 - D} V_{\text{in}} \rightarrow M = \frac{V_o}{V_{\text{in}}} = \frac{(1 + D)N + 2}{1 - D}. \quad (22)$$

Figure 5 depicts the variation of the voltage gain ($M$) versus $N$ and $D$.

Using equations (12)–(21), the maximum blocking voltage of diodes $D_1$, $D_3$, and $D_4$ is calculated based on Figure 4(a), as follows:

$$V_{D_1} = V_{C_1} = \frac{1}{1 - D} V_{\text{in}},$$

$$V_{D_3} = V_{C_5} - V_{C_1} = \frac{1 + N}{1 - D} V_{\text{in}}, \quad (23)$$

$$V_{D_4} = V_{C_5} + NV_{\text{in}} = \frac{N}{1 - D} V_{\text{in}}.$$  

Also, the maximum blocking voltage of power switch $S$ and diode $D_2$ can be obtained at the second operation mode as follows:

$$V_S = V_{D_1} = V_{C_1} = \frac{1}{1 - D} V_{\text{in}},$$

$$V_{D_2} = V_{D_1} = V_{C_1} - V_{C_3} = \frac{1 + N}{1 - D} V_{\text{in}}. \quad (24)$$

The normalized maximum voltage stresses across semiconductors are summarized as follows:

$$\left[ \begin{array}{l} V_{D_1} \vspace{0.1cm} \\
V_{D_2} \\
V_{D_3} \vspace{0.1cm} \\
V_{D_4} \vspace{0.1cm} \\
V_S \vspace{0.1cm} \end{array} \right] \left[ \begin{array}{c} \frac{1}{V_o} \\
\frac{1 + N}{V_o} \\
\frac{N}{V_o} \vspace{0.1cm} \\
\frac{2 + N(1 + D)}{V_o} \vspace{0.1cm} \\
\frac{2 + N(1 + D)}{V_o} \vspace{0.1cm} \end{array} \right] = \left[ \begin{array}{c} \frac{1}{V_o} \\
\frac{1 + N}{V_o} \\
\frac{N}{V_o} \vspace{0.1cm} \\
\frac{2 + N(1 + D)}{V_o} \vspace{0.1cm} \\
\frac{2 + N(1 + D)}{V_o} \vspace{0.1cm} \end{array} \right]. \quad (25)$$

The normalized maximum voltage stresses across semiconductors versus diverse values of $N$ and $D$ are shown in Figure 6.

3.2. Currents Calculation. The input average current is obtained versus $I_o$ as follows:

$$I_{\text{in}} = I_{o} = \frac{2 + N(1 + D)}{1 - D} I_o. \quad (26)$$

Based on the proposed converter’s configuration, diodes average currents are equal to $I_o$.

Using average currents, the peak currents of diodes are archived as follows:

$$I_{D_1}^{\text{peak}} = \frac{1}{1 - D} I_o,$$  

$$I_{D_2}^{\text{peak}} = \frac{2}{1 - D} I_o,$$  

$$I_{D_3}^{\text{peak}} = \frac{2}{1 - D} I_o,$$  

$$I_{D_4}^{\text{peak}} = \frac{2}{1 - D} I_o.$$  

The input inductor’s peak current can be expressed versus average current and current ripple as follows:

$$i_{\text{peak}} = I_{\text{in}} + \frac{D T_s V_{\text{in}}}{2 L_{\text{in}}} = \frac{2 + N(1 + D)}{1 - D} I_o + \frac{D T_s V_{\text{in}}}{2 L_{\text{in}}}. \quad (32)$$

The current of capacitor $C_1$ at mode 1 and 2 is obtained as follows:

$$i_{C_1, 1}^{\text{mode}} = \frac{2 N}{D T_s} I_o + \frac{D T_s V_{\text{in}}}{2 L_{\text{in}}}$$  

$$i_{C_1, 2}^{\text{mode}} = -\frac{2 N}{1 - D} I_o - \frac{D^2 T_s V_{\text{in}}}{2 (1 - D) L_{\text{in}}}.$$  

\[\text{Figure 5: Voltage gains versus coupled inductor’s turns ratio (N) and power switch’s duty cycle (D).}\]
\[ i_{C4}^{\text{mod} \cdot e^{-2}} = i_{C5}^{\text{mod} \cdot e^{-2}} = \frac{D}{1-D} I_o. \quad (40) \]

### 4. Design Considerations

This section presents the design procedure of inductors and capacitors.

#### 4.1. Inductors

To obtain continuous conduction operation, the current ripples of input and magnetizing inductors are considered as \( \Delta I_L \leq 2I_{Lm}^{\text{avg}} \). Minimum values of \( L_{in} \) and \( L_{m} \) are determined as follows:

\[ L_{in} \geq \frac{DV_{in}}{2fsL_{in}} = \frac{DV_{in}}{2fsMI_o}, \quad (41) \]

\[ L_{m} \geq \frac{DV_{m}}{2fsL_{m}} = \frac{DV_{in}}{2fs(1-D)\Delta I_{Lm}}. \quad (42) \]

In equation (42), \( \Delta I_{Lm} \) is the magnetizing inductance’s current ripple, which can be determined using the following equation:

\[ \Delta I_{Lm} = \Delta I_{Lm}^{\text{mod} \cdot e^{-1}} = \left| \Delta I_{Lm}^{\text{mod} \cdot e^{-2}} \right| = I_{Lm}^{\text{max}} - I_{Lm}^{\text{min}}. \quad (43) \]

Using the current of capacitor \( C_1 \) in modes 1 and 2, the minimum \( (I_{Lm}^{\text{min}}) \) and maximum \( (I_{Lm}^{\text{max}}) \) of currents of \( L_{m} \) are achieved as follows:

\[ I_{Lm}^{\text{min}} = -i_{C1}^{\text{mod} \cdot e^{-1}} = -\frac{2N}{D} I_0 - \frac{DT_s V_{in}(L_{in} L_{m})}{2(L_{in} + L_{m})}, \quad (44) \]

\[ I_{Lm}^{\text{max}} = -i_{C1}^{\text{mod} \cdot e^{-2}} = \frac{2N}{1-D} I_0 + \frac{D^2 T_s V_{in}}{2(1-D)L_{m}}. \]

Additionally, using equation (22), turns ratio of the coupled inductor can be calculated versus input voltage, output voltage, and power switch’s duty cycle:

\[ N = V_o/V_{in}(1-D) - 2. \quad (45) \]

The magnetizing inductance maximum current is used for designing the coupled inductor. As a result, the magnetizing inductance must be specified as equation (42). The magnetizing inductance maximum and RMS current can be written as follows:

\[ I_{Lm}^{\text{Max}} = I_{Lm}^{\text{avg}} + \Delta I_{Lm}, \quad (46) \]

\[ I_{Lm}^{\text{RMS}} = \sqrt{D \left( \frac{2N}{D} I_0 + \frac{DT_s V_{in}}{2L_{m}} \right)^2 + (1-D) \left( \frac{-2N}{1-D} I_0 - \frac{D^2 T_s V_{in}}{2(1-D)L_{m}} \right)^2}. \quad (47) \]

\[ k_{core} \geq \frac{\mu L_{m, n}^{\text{RMS}} (I_{Lm}^{\text{Max}})^2}{4 \times 10^8 (B_{\text{Max}})^2 P_{core} k_u}. \quad (48) \]
The primary side number of winding turns in the coupled inductor is obtained using the following equation:

\[ n_1 = \frac{L_m^{\text{Max}} \times 10^4}{B_{\text{Max}} A_{\text{core}}}. \]  

(49)

Then, the percentage of window area allotted to each winding is determined as follows:

\[ e_1 = \frac{n_1 I_{\text{RMS,1}}}{I_{\text{RMS,1}}}, e_2 = \frac{n_2 I_{\text{RMS,2}}}{I_{\text{RMS,2}}}, \text{and } e_3 = \frac{n_3 I_{\text{RMS,3}}}{I_{\text{RMS,3}}}. \]  

(50)

Also, the wire size can be obtained using the following equation:

\[ a_{w1} = \frac{e_1 k_{\text{core}} W_a}{n_1}, a_{w2} = \frac{e_2 k_{\text{core}} W_a}{n_2}, \text{and } a_{w3} = \frac{e_3 k_{\text{core}} W_a}{n_3}. \]  

(51)

In the experimental prototype, an EE55 Ferrite Core is used. The magnetizing inductance is selected at 300 \( \mu \)H, and for this value, the number of windings is obtained as \( n_1 = n_2 = n_3 = 34 \). Using equation (52), if \( L_m = 300 \mu \)H and coupling coefficient is considered 0.98, the value of leakage inductance is obtained which is almost 6 \( \mu \)H.

\[ k = \frac{L_m}{L_m + L_k}. \]  

(52)

4.2. Capacitors. In order to minimize the voltage ripple across capacitors, the following equation is assumed:

\[ \Delta V_C \leq 0.02 V_C. \]  

(53)

Therefore, the minimum values of \( C_1\sim C_5 \) can be calculated as follows:

\[ C_j \geq \frac{D_i C_j}{0.02 f_s V_{C_j}}, j = 1, 2, 3, 4, 5. \]  

(54)

5. Efficiency Analysis

The total power losses of the proposed converter can be calculated using the following equation [13]:

\[ \text{Power}_{\text{Losses}} = \text{Loss}_{\text{Switch}} + \text{Loss}_{\text{Diodes}} + \text{Loss}_{\text{Capacitors}} + \text{Loss}_{\text{Magnetics}}. \]  

(55)

In equation (55), \( \text{Loss}_{\text{Switch}} \) is the power switch’s power losses and presented in the following equation:

\[ \text{Loss}_{\text{Switch}} = \text{Loss}_{\text{Conduction}} + \text{Loss}_{\text{Switching}}, \]

\[ = R_{DS}\text{on}\left(I_{S}\right) + \frac{1}{2} f_s \left(t_R + t_f\right) I_{S}^{\text{avg}} V_S. \]  

(56)

In equation (56), \( t_R \) and \( t_f \) are the rise and fall time which are the characteristics of the power-electronics switch. \( \text{Loss}_{\text{Diodes}} \) presents the total loss of diodes, which includes conduction and forward losses as follows:

\[ \text{Loss}_{\text{Diode}} = \sum_{i=1}^{\text{Num diodes}} \left( \text{Loss}_{\text{Conduction}} + \text{Loss}_{\text{Forward}} \right), \]

\[ = \sum_{i=1}^{\text{Num diodes}} \left[ r_D \left(I_{D_i}\right)^2 + V_i I_{D_i}^{\text{avg}} \right], \]  

(57)

\[ I_{D_i}^{\text{RMS}} = \frac{1}{\sqrt{1 - D}} I_o, \]  

(60)

\[ I_{D_2}^{\text{RMS}} = \frac{2}{\sqrt{D}} I_o, \]  

(61)

\[ I_{D_3}^{\text{RMS}} = I_{D_4}^{\text{RMS}} = \frac{2}{\sqrt{1 - D}} I_o. \]  

(62)
\[
I_{S}^{\text{RMS}} = \sqrt{D \left( \frac{2 + N(1 + D)}{1 - D} + \frac{2(1 + N)}{D} \right) I_o + D T_s V_{\text{in}} (L_{\text{in}} L_m) \left( \frac{2}{L_{\text{in}} + L_m} \right)^2},
\]
\[
I_{C_1}^{\text{RMS}} = I_{n_1}^{\text{RMS}},
\]
\[
= \sqrt{D \left( \frac{2N}{D} I_o + \frac{D T_s V_{\text{in}}}{2L_m} \right)^2 + (1 - D) \left( \frac{-2N}{1 - D} I_o - \frac{D^2 T_s V_{\text{in}}}{2(1 - D)L_m} \right)^2},
\]
\[
I_{C_2}^{\text{RMS}} = I_{n_2}^{\text{RMS}} = 2I_o \sqrt{\frac{1}{D(1 - D)}},
\]
\[
I_{C_3}^{\text{RMS}} = I_o \sqrt{\frac{1}{D(1 - D)}},
\]
\[
I_{C_4}^{\text{RMS}} = I_{C_5}^{\text{RMS}} = I_o \sqrt{\frac{D}{1 - D}},
\]
\[
I_{n_1}^{\text{RMS}} = I_o \sqrt{\frac{1}{1 - D}}.
\]

### 6. Comparison Study

This part presents a comparison among the presented high voltage topology and other similar coupled inductor-based topologies ([1, 3, 5, 7, 9, 10, 12, 25–30]). For this purpose, the number of used components, including the number of switches, diodes, capacitors, and magnetic devices (inductors and coupled inductors), voltage gain, normalized maximum peak voltage over semiconductors, and input current ripple are taken into account. Based on Table 1, topologies in [3, 30] have a lower components count. In [30], only one magnetic core was used. However, this topology suffers from high peak voltage across diodes, and the maximum voltage stress of [30] is equal to the output voltage. In [26, 29], two power switches were used, which is more than that of the others. Comparison of voltage gains is shown in Figure 7(a). In the figure, the coupled inductor turns ratio is assumed to be equal to 1.

The proposed converter and topology of [7] present higher voltage gain than other structures. However, for \( D > 0.55 \), the suggested converter has high voltage gain than that of [7]. Also, the topology in [7] suffered from high input current ripple, while the proposed topology has an input current with low ripple, which is suitable for renewable energy sources. The comparison results of voltage stress across switches and diodes are shown in Figures 7(b) and 7(c). For \( N = 1 \), the presented topology has lower voltage over switch than other introduced converters. For \( N > 1.5 \), the peak voltage across switches of [29] was lower than that of the proposed converter. However, it is clear that, for higher values of the turns ratio, the power loss is increased. According to Figure 7(c), in the converters presented in [1, 5, 10], and [25] the peak voltage on the diodes is lower than that of the suggested topology. However, these converters obtain low voltage gain with high peak voltage on switches. Therefore, considering the comparison results, it can be deduced that the proposed converter has a high voltage conversion ratio with low voltage stresses across semiconductors. Additionally, this high voltage gain is obtained with reasonable components count and low input ripple. The low input current is an important characteristic in DC-DC converters especially in those applied in renewable energy systems. However, some high gain converters present higher input current ripples [31, 32].

### 7. Experimental Results

This section presents the experimental results of the proposed converter. For this work, a 580 W, 46 V to 400 V prototype is built and tested. The photo of the experimental prototype is shown in Figure 8. Specifications of this prototype are given in Table 2. Based on the table, the switching frequency is equal to 25 kHz. It should be mentioned that another prototype with the power rating of 1 kW and the switching frequency of 50 Hz has been implemented and tested and its experimental results are also included.

The voltage across capacitors \( C_1 \sim C_5 \) are shown in Figures 9(a)–9(d). According to Figure 9(a), the voltage over capacitor \( C_1 \) is measured 284 V. This result can verify equation (20). The voltage across \( C_2 \) and \( C_3 \) is obtained as 148 V and 114 V, respectively. Thus, equations (12) and (16) are proved. Voltage waveforms of capacitors \( C_4 \) and \( C_5 \) are depicted in Figure 9(d). Using these results, equations (18) and (21) can be verified.

The voltage waveforms of diodes \( D_1 \sim D_4 \) and power switch \( S \) are demonstrated in Figures 10(a)–10(d). Based on
Table 1: Comparison results.

<table>
<thead>
<tr>
<th>Topologies</th>
<th>Number of elements</th>
<th>Total number of elements</th>
<th>Voltage gain</th>
<th>Max. volt. stress on switches</th>
<th>Max. volt. stress on diodes</th>
<th>Input ripple</th>
</tr>
</thead>
<tbody>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>10</td>
<td>(1 + N)/(1 − D)</td>
<td>1/(1 + N)</td>
<td>N/(1 + N)</td>
<td>Low</td>
</tr>
<tr>
<td>[1]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>8</td>
<td>[D(1 + N)]/(1 − D)</td>
<td>1/[1 + N] − D]</td>
<td>N/[1 + N(1 + D)]</td>
<td>Low</td>
</tr>
<tr>
<td>[3]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>12</td>
<td>[1 + N(1 + D)]/(1 − D)</td>
<td>1/[1 + N(1 + D)]</td>
<td>N/[1 + N(1 + D)]</td>
<td>Low</td>
</tr>
<tr>
<td>[5]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 0</td>
<td>10</td>
<td>[2*(2 − D)N]/(1 − D)</td>
<td>1/[2*(2 − D)N]</td>
<td>(N + 1)/[2 + (2 − D)N]</td>
<td>High</td>
</tr>
<tr>
<td>[7]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>10</td>
<td>(2 + N)/(1 − D)</td>
<td>1/(2 + N)</td>
<td>(1 + N)/(2 + N)</td>
<td>Low</td>
</tr>
<tr>
<td>[9]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>10</td>
<td>(1 + N)/(1 − D)</td>
<td>1/(1 + N)</td>
<td>N/(1 + N)</td>
<td>Low</td>
</tr>
<tr>
<td>[10]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>12</td>
<td>[N(2 − D)+(1 + D)]/[1 − D]</td>
<td>1/[N(2−D)+(1+D)]</td>
<td>(1+N)/[N(2-D)+(1+D)]</td>
<td>Low</td>
</tr>
<tr>
<td>[12]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>10</td>
<td>(1 + N)/(1 − D)</td>
<td>1/(1 + N)</td>
<td>N/(1 + N)</td>
<td>Low</td>
</tr>
<tr>
<td>[25]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 0</td>
<td>9</td>
<td>N/(1 − D)</td>
<td>1/N</td>
<td>1</td>
<td>Low</td>
</tr>
<tr>
<td>[26]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>10</td>
<td>(DN + 1)/(1 − D)</td>
<td>1/(DN + 1)</td>
<td>N/(DN + 1)</td>
<td>High</td>
</tr>
<tr>
<td>[27]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 0</td>
<td>10</td>
<td>(2 + N)/(1 − D)</td>
<td>1/(2 + N)</td>
<td>(1 + N)/(2 + N)</td>
<td>Low</td>
</tr>
<tr>
<td>[28]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>11</td>
<td>(2 − D)/N (1 − D)</td>
<td>1/[2 − D]2N</td>
<td>1/(2 − D)</td>
<td>High</td>
</tr>
<tr>
<td>[29]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SD C</td>
<td>L: 1</td>
<td>6</td>
<td>N/(1 − D)</td>
<td>1/N</td>
<td>1</td>
<td>Low</td>
</tr>
<tr>
<td>[30]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Presented</td>
<td>L: 1</td>
<td>12</td>
<td>[2 + N*(1 + D)]/(1 − D)</td>
<td>1/[2 + N(1 + D)]</td>
<td>(N + 1)/[2 + N(1 + D)]</td>
<td>Low</td>
</tr>
</tbody>
</table>

![Figure 7: Continued.](image-url)
and experimental results of the capacitors and semiconductors voltage is presented in Table 3.

The current waveforms of the input inductor and coupled inductor are depicted in Figures 11(a) and 11(b), respectively. As can be seen in Figure 11(a), the proposed converter has a low input current ripple, which is suitable for renewable energy applications.

To regulate the output voltage versus disturbance in input voltage, a closed-loop system is designed, as shown in Figure 12. The open-loop and closed-loop output voltage of the suggested converter is measured and shown in Figures 13(a) and 13(b). At the rated power (580 W), output voltage and current are measured as 400 V and 1.45 A, respectively. For closed-loop output voltage regulation, a PI controller is adjusted as $k(1 + sT)/(sT)$, where $k = 0.001$ and $T = 0.022$. Based on Figure 13(b), when the input voltage is changed, the output voltage is regulated at 400 V with minimum oscillation.

In order to show the ability of the proposed converter for operating in high switching frequency (50 kHz) and high power level (1 kW), the experimental results provided in these conditions are shown in Figure 14. The voltage across the switch is shown in Figure 14(a) which indicates that its maximum off-state voltage is 145 V. The output voltage and current are shown in Figure 14(b). The average value of the output voltage is about 390 V and the average output current is about 2.40 A resulting in output power of 936 W.
Figure 9: Experimental results for the voltage on the capacitors. (a) $V_{C1}$, (b) $V_{C2}$, (c) $V_{C3}$, (d) $V_{C4}$, and $V_{C5}$.

Figure 10: Continued.
The measured efficiency versus output power ($P_o$) and loss distribution are depicted in Figures 15(a) and 15(b), respectively. It should be noticed that efficiency is measured for a wide range of output power (50−580 W). The maximum efficiency is measured at $P_o = 400$ W, which is equal to 96.11%. Also, at the rated power, efficiency is obtained as
Figure 12: Closed-loop regulation of the output voltage.

Figure 13: Experimental waveform of $V_o$. (a) Open-loop. (b) Closed-loop.

Figure 14: Experimental waveforms in $f_s = 50$ kHz and $P_o = 1$ kW. (a) $V_s$ and (b) $V_o$ and $I_o$. 
95.48%. The minimum efficiency is measured at 50 W, which is 93.11%. Therefore, $P_o = 50$–580 W, and the efficiency is obtained between 93 and %96.2.

8. Conclusion

This article proposed a topology of nonisolated high step-up DC-DC converter with high voltage conversion ratio for renewable usages such as PV power systems. The suggested topology is designed based on three coupled inductors and VMC technique. The major benefits of the proposed topology are continuous input current with low ripple, low voltage stress across semiconductors, common ground between input and output ports, high voltage gain, low volume and cost, and high efficiency. To obtain a high output voltage, the windings of the coupled inductor are combined with VMC, which leads to a higher output voltage with lower duty cycle. Therefore, the conduction power losses of the power-electronic switch are decreased. A 580 W, 400 V, 25 kHz and another 1 kW, 400 V, 50 kHz prototypes are built, and the experimental results are presented to indicate the validity of mathematical analysis and effectiveness of the suggested structure. The experimental results indicated that the high voltage gain is achieved with low power losses while maintaining the continuous input current and low voltage stress on the active switch.

Data Availability

The data that support the findings of this study are available from the corresponding author upon reasonable request.

Conflicts of Interest

The authors declare that they have no conflicts of interest.

References


