

Research Article Optimized Control for MMCs with Reduced Power Loss and Extended Lifetime

Jifeng Zhao,¹ Jia Pei,¹ Yun Sun,² Rujin Wang,² Jun Hang,¹ and Shichuan Ding ¹

¹College of Electrical Engineering and Automation, Anhui University, Hefei, China ²State Key Laboratory of High-End Compressor and System Technology, Hefei, China

Correspondence should be addressed to Shichuan Ding; dsc@ahu.edu.cn

Received 10 April 2023; Revised 14 August 2023; Accepted 6 December 2023; Published 25 January 2024

Academic Editor: Rodolfo Araneo

Copyright © 2024 Jifeng Zhao et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Modular multilevel converters (MMCs) are widely applied to medium and high voltage occasions. The total power consumption of the submodule (SM) and the maximum power consumption of power devices in the SM are related to the operating costs and lifetime of the MMC. Existing literature only considers total power loss optimization or maximal power consumption optimization in MMC's SM. In this article, a reduced loss and extended lifetime power loss optimum control (RLEL-PLOC) is introduced to inject the first-best second harmonic circulation into the MMC's arm current. Compared with the conventional power loss optimization control, the proposed control could decrease the maximal power consumption of the semiconductor devices without increasing the total loss of the SM. According to study results of the MMC, compared with the circulating current suppression control (CCSC) method, the total power consumption of the SM could be reduced by 4.2% and the maximal power dissipation in the SM could be reduced by 5.4% with RLEL-PLOC. PSCAD simulation and MMC prototype experiment are also carried out, and the research results verified the availability of the put forward RLEL-PLOC for MMCs.

1. Introduction

Modular multilevel converters (MMCs) were put forward by A. Lesnicar at the beginning of the 21st century [1, 2]. Recently, MMCs have attracted widespread attention from multiple industries because of its superiorities of modularization, relatively low power dissipation, better power quality, and convenient scalability [3, 4]. The modular multilevel converter plays a significant role in the occasions of energy storage, drive systems for hydrogen fuel cell compressor motors, and renewable energy grid connection [5].

The MMC is composed of numerous submodules (SMs), each of which contains multiple power devices. Power loss in these power devices constitutes a significant part of operating costs [6, 7]. Therefore, decreasing the total energy loss is essential for the MMC's economical operation [8, 9]. The maximal power consumption of the semiconductor devices would affect the lifetime of MMCs [10, 11]. Currently, the existing methods to optimize power loss for MMCs are mainly divided into three types: the SM devise majoritization-based technique, the switching frequency diminution-based technique, and the circulation dominatebased technique. Reference [12] proposes an SM with a shunt group diode with inferior conduction voltage descent to optimize the MMC's loss. References [13, 14] propose an SM with an inferior conduction voltage descend power devices that can optimize the MMC's power loss. However, the SM devises the majoritization-based technique to increase the system design complexity.

Reducing the switching frequency can also optimize the power loss of MMCs. References [15, 16] present a capacitor voltage equilibrium technology to lower the power consumption at low-switching frequency. Reference [17] brings in a mixed pulse width modulation (PWM) which can operate with the one-time frequency modulation method of part SMs to optimize power loss. However, the low switching frequency would affect the MMC's output current wave.

Circulating current control is widely adopted in the power loss optimization of MMCs. Reference [9] proposes an optimization method to control the SM's power consumption and the SM's capacitor voltage fluctuation value of MMC by adjusting the second harmonic circulation current (SHCC). Literature [18] presents a circulating current suppression control (CCSC) method to optimize the power loss by eliminating the SHCC of MMC's arm current. Literature [19] presents an SHCC control method to reduce the submodule capacitance value and the power consumption provoked by the SHCC injection. Reference [20] presents an SHCC control method by decreasing the MMC arm current's maximum value to decrease the power consumption of MMCs. Literature [21] introduces an SHCC control technique by controlling the current rating of semiconductor devices to optimize MMC's power loss. Literature [22] proposes a power consumption majoritization control in view of the infusion of the supreme second harmonic circulation current into MMC's arm current to decrease MMC's power loss. Literature [23] puts forward a power consumption majoritization dominant to improve the power consumption in SMs. However, the circulating current dominate-based technology either only considers the total power loss optimization and neglects the maximal power consumption optimization in SMs or only considers the maximum power loss optimization, and the total power consumption optimization is not considered. Simply combining the abovementioned methods cannot optimize the total loss and maximum loss at the same time.

In conclusion, the SM devise majoritization-based technique can optimize the MMC's power loss, while increasing the system design complexity. Reducing the switching frequency can also optimize the power loss of MMCs, but the low switching frequency would affect the MMC's output current wave. This paper proposes a multi-target power loss optimum control (RLEL-PLOC) by inpouring first-best second harmonic circulation into the bridge arm. The contribution of this paper can be summarized as follows:

- (1) The proposed RLEL-PLOC can achieve total power loss optimization and maximal power dissipation optimization in SMs, which can improve the energy transmission efficiency to reduce the operating costs of the MMC and reduce the power loss stress of the semiconductor device with the maximum power dissipation in SMs to improve the lifetime of MMCs simultaneously.
- (2) Using the circulating current control to optimize the power loss of MMCs to avoid increasing the system design complexity and reducing the switching frequency would affect the MMC's output current wave.
- (3) Compared with CCSC, capacitor voltage ripples could be reduced under most operating conditions with the proposed RLEL-PLOC, which can improve the economy and portability of the MMC.

The other parts of the article are arranged as follows. Part II represents the MMC including the formation of MMCs and the circulating current of MMCs. Part III puts forward the RLEL-PLOC for MMCs. Sections IV and V introduce the simulation and experimental research of MMCs, respectively, to verify the RLEL-PLOC. In the end, Part VI proposes the summary.

2. Descriptions of MMCS

2.1. Composition of the MMC. The principal collocation of the MMC is displayed in Figure 1(a), including 6 arms. Each arm is made up of *n* tantamount submodules and an inductance, L_s . Figure 1(b) demonstrates the *i*-th (*i* = 1, 2, ..., *n*) submodule in phase A's upper arm, which contains the switch/diode $(T_1/T_2, D_{11}/D_2)$, and the capacitor C_i [24]. Normally, the *i*-th drive signal S_i controls the *i*-th SM as

$$S_i = \begin{cases} 1, & T_1 \text{ is on and } T_2 \text{ is off,} \\ 0, & T_1 \text{ is off and } T_2 \text{ is on.} \end{cases}$$
(1)

As is displayed in Table 1, there are two statuses of the submodule, which are "On" status and "Off" status. Once $S_i = 1$, the submodule is in "On" and the export voltage u_i is equivalent to the voltage u_{ci} . When $S_i = 0$, the submodule is in "Off" and u_i equals 0. In the "On" status, the charge or discharge of the SM capacitor C_i is regulated by the bridge arm's current direction. As seen in Figure 1(b), Under the "On" status, if bridge arm current $i_{au} > 0$, the electric capacity is charged, increasing the voltage u_{ci} , and if $i_{au} < 0$, the capacitor voltage u_{ci} . In the "Off" status, the relevant capacitor is by way, and voltage u_{ci} keeps constant, despite the bridge arm current direction [23, 24].

2.2. Circulating Current of the MMC. In case the power grid voltage latitude and phase position are E_m and 0, the power grid's current i_{ga} in the A phase is

$$i_{\rm ga}(t) = I_m \sin{(\omega t + \varphi)}, \qquad (2)$$

with

$$\begin{cases} I_m = \frac{\sqrt{P^2 + Q^2}}{3E_m/2}, \\ \varphi = tg^{-1}\left(\frac{Q}{P}\right), \end{cases}$$
(3)

where I_m denotes grid current latitude, φ denotes grid power factor angle, *P* denotes grid active power, *Q* denotes grid reactive power, and ω denotes the fundamental angular frequency.

Phase A's arm current could stand for as

$$\begin{cases} i_{au} = \frac{i_{dc}}{3} + \frac{i_{ga}}{2} + i_{2fa}, \\ i_{al} = \frac{i_{dc}}{3} - \frac{i_{ga}}{2} + i_{2fa}, \end{cases}$$
(4)



FIGURE 1: (a) Structure schematic diagram of MMC; (b) submodule formation.

TABLE 1: Operation statuses for SMs.

| SM status | S_i | T_1 | T_2 | u_i | $i_{\rm au}$ | C_i | u _{ci} |
|-----------|-------|-------|-------|-----------------|--------------|---------------------|-------------------|
| On | 1 | On | Off | u _{ci} | ≥0 <0 | Charge Discharge | Ascend Debased |
| Off | 0 | Off | On | 0 | ≥0 or <0 | Byway | Invariant |

where i_{au} and i_{al} are the current of the upper bridge arm and lower bridge arm. i_{2fa} is phase A's second harmonic circulation, which could be described as

$$i_{2\text{fa}}(t) = I_{2\text{fm}} \sin(2\omega t + \theta_{2f}), \qquad (5)$$

where $I_{2\text{fm}}$ and θ_{2f} are the latitude and phase position of the $i_{2\text{fa}}$. i_{dc} is the direct current (DC) side current and can be described as

$$i_{\rm dc} = \frac{P}{V_{\rm dc}},\tag{6}$$

where $V_{\rm dc}$ is the dc-link voltage.

3. Proposed Multitarget Power Loss Optimal Strategy for the MMC

3.1. Power Loss in the SM. The power loss in three-phase MMC is majorly produced by the switches (T_1/T_2) and the diodes (D_1/D_2) , including the on-state loss and switching loss [6]. Table 2 describes the on-state situation of the power devices in the *i*-th SM [23].

(1) Once $i_{au} < 0$ and S_i is 1, the i_{au} runs past T_1 and T_1 's current is $i_{T1} = -i_{au}$. In other situations, $i_{T1} = 0$. Therefore, the conduction loss P_{T1_con} of T_1 is

$$P_{T1_con} = \frac{1}{T} \int_0^1 i_{T1} \cdot S_i \cdot (U_{T0} + R_{T0} \cdot i_{T1} \cdot S_i) dt, \quad (7)$$

where U_{T0} and R_{T0} are on-state zero-current collector-emitter voltage and on-state collectoremitter resistance for the switch, respectively. *T* is the fundamental cycle and $T = 2\pi/\omega$.

(2) Once $i_{au} > 0$ and S_{ii} is 1, the i_{au} runs past D_1 and D_1 's current is i_{D1} is equal to i_{au} . In other situations,

TABLE 2: On-state circumstances in SM.

| Operating state | S_i | $i_{\rm au}$ | T_{1} | D_1 | T_2 | D_2 |
|-----------------|-------|--------------|-----------|-----------------|----------|-----------|
| 1 | 1 | >0 | 0 | i _{au} | 0 | 0 |
| 2 | 1 | <0 | $-i_{au}$ | 0 | 0 | 0 |
| 3 | 0 | >0 | 0 | 0 | i_{au} | 0 |
| 4 | 0 | <0 | 0 | 0 | 0 | $-i_{au}$ |

 $i_{D1} = 0$. Therefore, the conduction loss P_{D1_con} of D_1 is

$$P_{D1_con} = \frac{1}{T} \int_0^T i_{D1} \cdot S_i \cdot (U_{D0} + R_{D0} \cdot i_{D1} \cdot S_i) dt, \quad (8)$$

where U_{D0} and R_{D0} are on-state zero-current voltage drop and on-state resistance for the diode, respectively.

(3) Once $i_{au} > 0$ and S_i is 0, the i_{au} runs past T_2 and T_2 's current i_{T2} is equal to i_{au} . In other situations, $i_{T2} = 0$. Therefore, the conduction loss P_{T2} con of T_2 is

$$P_{T2_con} = \frac{1}{T} \int_0^T i_{T2} \cdot (1 - S_i) \cdot [U_{T0} + R_{T0} \cdot i_{T2} \cdot (1 - S_i)] dt.$$
(9)

(4) Once $i_{au} < 0$ and S_i is 0, the i_{au} runs past D_2 and D_2 's current is i_{D2} is equal to- i_{au} . In other situations, $i_{D2} = 0$. Therefore, conduction loss P_{D2_con} of D_2 is

$$P_{D2_con} = \frac{1}{T} \int_0^T i_{D2} \cdot (1 - S_i) \cdot [U_{D0} + R_{D0} \cdot i_{D2} \cdot (1 - S_i)] dt.$$
(10)

The switching loss of power devices comprises the open power consumption and shutoff power consumption of the switch and the opposite recovery power consumption of the diode. Table 3 shows the switching circumstances of the power device in SMs.

(1) Once $i_{au} > 0$ and S_i varies from 1 to 0, the diode D_1 shuts off and the switch T_2 opens. The reverse-recovery loss P_{D1_rec} and open loss P_{T2_on} are

TABLE 3: Switching situations in SM.

| ; | c | Switch n | Cruitabing loss | |
|-----------------|-----------------------|----------|-----------------|---|
| l _{au} | S_i | Turn off | Turn on | Switching loss |
| >0 | $1 \longrightarrow 0$ | D_1 | T_2 | $P_{\text{rec}_{D1}}, P_{\text{on}_{T2}}$ |
| >0 | $0 \longrightarrow 1$ | T_2 | D_1 | P_{off_T2} |
| <0 | $1 \longrightarrow 0$ | T_1 | D_2 | P_{off_T1} |
| <0 | $0 \longrightarrow 1$ | D_2 | T_{1} | $P_{\text{rec}_D2}, P_{\text{on}_T1}$ |

$$\begin{bmatrix} P_{D1_rec} = \frac{1}{T} \sum_{0}^{I} \left[E_r \left(i_{D1} \left(t \right) \right) \cdot \left(\frac{U_c}{U_r} \right) \right], \\ P_{T2_on} = \frac{1}{T} \sum_{0}^{T} \left[E_o \left(i_{T2} \left(t \right) \right) \cdot \left(\frac{U_c}{U_r} \right) \right], \end{aligned}$$
(11)

where E_r is the opposite-recovery capacity of the diode and E_o is the open capacity of the switch. U_c is the submodule capacitor voltage mean value, and U_r is the test voltage in the manufacturer's manual.

(2) Once $i_{au} > 0$ and S_i varies from 0 to 1, the D_1 opens and the T_2 shuts off. The turn-off loss P_{T2_off} can be described as

$$P_{T2-\text{off}} = \frac{1}{T} \sum_{0}^{T} \left[E_f \left(i_{T2} \left(t \right) \right) \cdot \left(\frac{U_c}{U_r} \right) \right], \quad (12)$$

where E_f is the shutoff capacity of the switch.

(3) Once i_{au} < 0 and S_i varies from 1 to 0, the diode D₂ opens and the switch T₁ shuts off. The turn-off loss P_{T1_off} could be described as

$$P_{T1_off} = \frac{1}{T} \sum_{0}^{T} \left[E_f \left(i_{T1}(t) \right) \cdot \left(\frac{U_c}{U_r} \right) \right].$$
(13)

(4) Once $i_{au} < 0$ and S_i varies from 0 to 1, the diode D_2 shuts off and the switch T_1 opens. The reverserecovery loss P_{D2_rec} and turn-on loss P_{T1_on} could be described as

$$P_{D2_rec} = \frac{1}{T} \sum_{0}^{T} \left[E_r \left(i_{D2} \left(t \right) \right) \cdot \left(\frac{U_c}{U_r} \right) \right],$$

$$P_{T1_on} = \frac{1}{T} \sum_{0}^{T} \left[E_o \left(i_{T1} \left(t \right) \right) \cdot \left(\frac{U_c}{U_r} \right) \right].$$
(14)

The total power loss P_{T1} , P_{D1} , P_{T2} , and P_{D2} of the T_1 , D_1 , T_2 , and D_2 can be expressed as

$$\begin{cases}
P_{T1} = P_{T1_con} + P_{T1_on} + P_{T1_off}, \\
P_{D1} = P_{D1_con} + P_{D1_rec}, \\
P_{T2} = P_{T2_con} + P_{T2_on} + P_{T2_off}, \\
P_{D2} = P_{D2_con} + P_{D2_rec}.
\end{cases}$$
(15)

The total power consumption P_{loss} of the SM can be written as

$$P_{\rm loss} = P_{T1} + P_{D1} + P_{T2} + P_{D2}.$$
 (16)

Figure 2 describes the power consumption of the semiconductor power devices in the MMC's SM running with the various operating conditions φ , wherein the CCSC [18] is employed. The Infineon power device module FZ750R65KE3 is employed in MMCs. The power consumption of semiconductor devices in SMs can be calculated based on (7)–(15) [25]. In Figure 2, the power consumption of semiconductor power devices in the SM trans with the alter of power operating conditions φ .

Figure 3 describes the power consumption in the SMs, where the CCSC is employed. The total power consumption P_{loss} in the SM could be calculated according to (16). In Figure 3, the total power consumption P_{loss} of the SM trans along with the trans of operation conditions.

3.2. Proposed Multitarget Power Loss Optimization Method. As shown in Figure 4, this paper proposes RLEL-PLOC for the MMC, which can largely decrease the maximal power consumption of the semiconductor devices in SMs without increasing the total power consumption of the submodule. This method will inject the first-best second harmonic current into the MMC's bridge arm, for the sake of improving the efficiency and lifetime of the MMC.

At an assigned *P* and *Q*, the I_m and φ could be derived in view of (3) and the grid current i_{ga} could be derived in view of (2). The DC side current i_{dc} could be derived according to (6). In Figure 4, multifarious i_{2fa} is thought of with diverse latitude and phase position pairs (I_{2fm} , θ_{2f}) of the second harmonic current. In every pair of (I_{2fm} , θ_{2f}), according to (4), we can obtain the upper arm current i_{au} . The power loss



FIGURE 2: Power consumption of the semiconductor devices in SMs under various operating conditions.



FIGURE 3: SM's power consumption.



FIGURE 4: Proposed RLEL-PLO method.

 P_{T1} , P_{D1} , P_{T2} , and P_{D2} and the total power loss P_{loss} could be calculated in view of (7)–(16). The maximum power loss $P_{Smax} = Max(P_{T1}, P_{D1}, P_{T2}, P_{D2})$ in the SM can be obtained under each pair of (I_{2fm}, θ_{2f}) . The RLEL-PLO algorithm needs to be satisfied

$$MIN \left[P_{Smax} \left(I_{2fm}, \theta_{2f} \right) \right],$$

s.t. (17)
$$P_{loss} \left(I_{2fm}, \theta_{2f} \right) \le P_{loss_CCSC},$$

where $P_{\text{loss}_\text{CCSC}}$ is the SM's total power loss with CCSC. In (17), we minimize the power loss set (P_{Smax} set), meanwhile making the [P_{loss} set] not exceed $P_{\text{loss}_\text{CCSC}}$. According to the constraint conditions shown in Figure 4, the optimal second harmonic circulation reference values (I_{2fm_ref} θ_{2f_ref}) that meet the conditions can be obtained by mathematically solving (17).

3.3. Proposed Multitarget Optimization Control. Figure 5 describes the MMCs' RLEL-PLOC which is proposed. Figure 5(a) represents the MMCs' P control and Q control [25], where the dq frame components of the grid current and voltage are i_d , i_g and e_d , e_f , respectively. The filtered inductance of the grid is L_f . The voltage phase angle of the grid side is θ_e . The i_{d_ref} and i_{q_ref} , are the current references yielded by the given P and Q conditions. Then, u_{a_ref} , u_{b_ref} , and u_{c_ref} are the voltage references emerged according to the complex dominant method of power grid current.

Figure 5(b) describes the calculation of the dq frame component under the circulation references $i_{d_2f_ref}$ and $i_{q_2f_ref}$ conditions. Under the given power conditions, the optimum amplitude and phase angle $(I_{2fm_ref} \ \theta_{2f_ref})$ of circulating current reference under the second-order harmonic condition could be obtained according to the RLEL-PLOC. Moreover, the circulating current references I_{2fa_ref} . I_{2fb_ref} and I_{2fc_ref} of three-phase second harmonic circulation could be acquired, respectively. Afterward, the dq frame component of $i_{d_2f_ref}$ and $i_{q_2f_ref}$ under the secondorder harmonic condition could be calculated by park transform under the three-phase condition for I_{2fa_ref} .

Figure 5(c) describes the circulating current's complex control. Each phase's arm currents are turned by the bandpass filter (BPF) to acquire the circulating current $i_{2\text{fa}}$, $i_{2\text{fb}}$, and $i_{2\text{fc}}$ of the second-order harmonic circulating current. Then, according to the park transform for three-phase to obtain $i_{d_2\text{f}}$ of the *d*-axis component and $i_{q_2\text{f}}$ of the *q*-axis component. The vector control can deduce the voltage reference values $u_{a_2\text{f}_{ref}}$, $u_{b_2\text{f}_{ref}}$, and $u_{c_2\text{f}_{ref}}$.

Figure 5(d) describes the upper arm y_{uj_ref} and lower arm y_{lj_ref} in phase j's reference signals which are derived from $2(-u_{j_ref} + u_{j_2f_ref})/V_{dc}$ to $2(u_{j_ref} + u_{j_2f})/V_{dc}$, respectively. As is shown in Figure 5, the presented control could achieve total power dissipation optimization and the highest power dissipation optimization of the SM simultaneously. 3.4. Discussion of Put Forward RLEL-PLOC. Figure 6(a) illustrates the semiconductor devices' power loss with assorted power factor angle φ . Figure 6(b) elaborates the SM's total power dissipation in the MMC in a different power factor angle φ . Through Figure 6(a), it is noteworthy that the maximal power dissipation in SMs is efficaciously lowered by the RLEL-PLOC which is proposed under the whole running status. From Figure 6(b), it can be noticed that the proposed RLEL-PLOC has lower SM's total power loss in contrast with CCSC under all operating conditions.

Figures 7(a)–7(e) describe power loss under the proposed RLEL-PLOC of the T_1 , T_2 , D_1 , D_2 , and P_{loss} of MMCs, where the MMC operates at $\varphi = 0$. As is demonstrated in Figure 7, the power loss P_{T1} , P_{T2} , P_{D1} , P_{D2} , and P_{loss} changes along with the second harmonic circulation's change and T_2 has the maximal power dissipation among the semiconductor devices. Compared with the CCSC, the maximal power loss of T_2 is largely decreased by the RLEL-PLOC with the most appropriate point ($I_{2 \text{fm}}$, θ_{2f}) as (132, 4.84). Meanwhile, compared with the CCSC, the SM's whole power loss is largely decreased by the RLEL-PLOC with the first-best point ($I_{2 \text{fm}}$, θ_{2f}) as (132, 4.84).

Figures 8(a)-8(e) describe the power loss under the proposed RLEL-PLOC of the T_1 , T_2 , D_1 , D_2 , and P_{loss} of MMCs, where the MMC operates at inverter pattern under $\varphi = \pi$. As is shown in Figure 8, the power loss of the T_1 , T_2 , D_1 , D_2 , and P_{loss} trans along with the second harmonic circulation current's change and T_1 has the maximal power dissipation among the semiconductor devices. Compared with the CCSC, the maximal power loss of T_1 is largely decreased by the RLEL-PLOC with the most appropriate point ($I_{2\text{fm}}$, θ_{2f}) as (184, 1.76). Meanwhile, compared with the CCSC, the SM's whole power loss is largely decreased by the RLEL-PLOC with the first-best point ($I_{2\text{fm}}$, θ_{2f}) as (184, 1.76).

4. Simulation Studies

As is shown in Figure 9, the simulation studies of the MMC are accomplished by applying the software of PSCAD to confirm the availability of the put-forward RLEL-PLOC. The major simulation arguments are shown in Table 4.

4.1. MMCs Operating at $\varphi = 0$. Figure 10 represents the simulation results of the MMC operating at $\varphi = 0$ in four dominant approaches comprising with CCSC method, with the RLEL-PLOC method, with literature 23's method, and with literature 22's method. Figure 10(a) describes the currents i_{au} , i_{bu} , and i_{cu} in the arm in the MMC with the CCSC method. Figure 10(b) describes the MMC's grid current i_{ga} , i_{gb} , and i_{gc} under the CCSC method. Figure 10(c) represents the i_{au} , i_{bu} , and i_{cu} of MMCs under the RLEL-PLOC method. Figure 10(d) represents MMC's grid current i_{ga} , i_{gb} , and i_{cu} of MMCs the under literature 23's method. Figure 10(c) represents the i_{au} , i_{bu} , and i_{cu} of MMCs the under literature 23's method. Figure 10(f) represents MMC's grid current i_{ga} , i_{gb} , and i_{gc} of the under RLEL-PLOC method. Figure 10(c) represents the i_{au} , i_{bu} , and i_{cu} of MMCs the under literature 23's method. Figure 10(f) represents MMC's grid current i_{ga} , i_{gb} , and i_{gc} of the under literature 23's method. Figure 10(g) represents the i_{au} , i_{bu} , and i_{cu} of MMCs under the literature 10(g) represents the i_{au} , i_{bu} , and i_{cu} of MMCs under the literature 23's method. Figure 10(g) represents the i_{au} , i_{bu} , and i_{cu} of MMCs under the literature 23's method. Figure 10(g) represents the i_{au} , i_{bu} , and i_{cu} of MMCs under the literature 23's method. Figure 10(g) represents the i_{au} , i_{bu} , and i_{cu} of MMCs under the literature the



FIGURE 5: (a) MMCs' (P) and (Q) control; (b) the circulating current references of second-order harmonic's calculation; (c) circulating current's vector control; (d) MMCs' reference semaphore for phase j.



FIGURE 6: (a) Power loss of the semiconductor power devices of the MMC's SM in CCSC and the RLEL-PLOC; (b) total power dissipation of the MMC's SM in the CCSC and the RLEL-PLOC.

22's method. Figure 10(h) represents MMC's grid current $i_{\rm ga}$, $i_{\rm gb}$, and $i_{\rm gc}$ of the under literature 22's method. Figure 10(i) displays the power dissipation and total power dissipation in SMs of the MMC with the CCSC method, with the RLEL-PLOC method, with literature 23's method, and with literature 22's method. It could be noticed that compared with the CCSC method, the maximum power loss of T_2 of the RLEL-PLOC method is reduced by 2.5% from 3224 W to 3144W, and P_{loss} is reduced by 4.4% from 5646 W to 5397 W. It also could be noticed that compared with the RLEL-PLOC method, although the maximum power loss of T_2 of the literature 23's method is reduced by 0.7% from 3144W to 3122W, P_{loss} is increased by 5.1% from 5397 W to 5671 W. Compared with the RLEL-PLOC method, although P_{loss} of the literature 22's method is reduced by 1.2% from 5397 W to 5334 W, the maximum power loss of T_2 of the literature 22's method is increased by 2.1% from 3144 W to 3209 W.

4.2. MMCs Operating at $\varphi = \pi$. Figure 11 represents the simulation results of modular multilevel converters operating at $\varphi = \pi$ in four dominant approaches comprising with the CCSC method, with the RLEL-PLOC method, with the literature 23's method, and with the literature 22's method. Figure 11(a) describes the MMC's i_{au} , i_{bu} , and i_{cu} with CCSC. Figure 11(b) describes the MMC's grid current i_{ga} , i_{gb} , and i_{gc} with CCSC. Figure 11(c) illustrates the MMC's i_{au} , i_{bu} , and i_{cu} of under RLEL-PLOC. Figure 11(d) illustrates the MMC's grid current i_{ga} , i_{gb} , and i_{gc} under RLEL-PLOC. Figure 11(e) represents the i_{au} , i_{bu} , and i_{cu} of MMCs under the literature 23's method. Figure 11(f) represents MMC's grid current i_{ga} , $i_{\rm gb}$, and $i_{\rm gc}$ of the under literature 23's method. Figure 11(g) represents the i_{au} , i_{bu} , and i_{cu} of MMCs under the literature 22's method. Figure 11(h) represents MMC's grid current i_{ga} , $i_{\rm gb}$, and $i_{\rm gc}$ of the under literature 22's method. Figure 11(i) represents the power loss of the T_1 , D_1 , T_2 , D_2 , and P_{loss} of the MMC's SM with the CCSC method, with the RLEL-PLOC



FIGURE 7: Relation of the MMC operates at $\varphi = 0$. (a) T_1 's power loss; (b) T_2 's power loss; (c) D_1 's power loss; (d) D_2 's power dissipation; (e) total power dissipation of the SM.





FIGURE 8: Relation of the MMC operates at $\varphi = \pi$. (a) T_1 's power loss; (b) T_2 's power loss; (c) D_1 's power loss; (d) D_2 's power dissipation; (e) total power dissipation of the SM.



FIGURE 9: Principle block diagram of simulation research.

TABLE 4: Simulation system arguments.

| Arguments | Extent |
|--|--------|
| MMC's power (MW) | 75 |
| Parameter of MMC's grid voltage (kV) | 75 |
| The voltage of DC V_{dc} (kV) | 150 |
| Arm's SM number n | 50 |
| Capacitance C of nominal SM capacitance C (mF) | 3.5 |
| Inductance in arm L_s (mH) | 45 |
| Filter inductor L_f (mH) | 2 |

method, with the literature 23's method, and with the literature 22's method, respectively. It could be noticed that compared with the CCSC method, the maximum power loss of T_1 of the RLEL-PLOC method is reduced by 5.4% from 2828 W to 2675 W, and P_{loss} is reduced by 4.2% from 5541 W to 5310 W. It also could be noticed that compared with the RLEL-PLOC method, although the maximum power loss of T_1 of the literature 23's method is reduced by 2.8% from 2675W to 2601W, P_{loss} is increased by 4.7% from 5310 W to 5561 W. Compared with the RLEL-PLOC method, although P_{loss} of the literature 22's method is reduced by 1.7% from 5310 W to 5221 W, the maximum power loss of T_1 of the literature 22's method is reduced by 2.8% from 2429 W.

4.3. Analysis of Behavior about Capacitor Voltage Ripples. The SM's capacitor capacitance has a significant influence on the operation, size, and cost for MMCs. The capacitance of SM will decrease along with the decrease of the capacitor voltage ripple. Therefore, the capacitance voltage ripple index is crucial for MMC systems [26]. The capacitor voltage ripple $V_{\rm rip}$ could be estimated by

$$V_{\text{ripple}} = \frac{V_{c,p} - V_{c,v}}{2U_c} \times 100\%,$$
 (18)

where $V_{c,p}$ is the SM capacitor voltage's peak value and $V_{c,v}$ is the SM capacitor voltage's value.

Figure 12 displays the SM's capacitor voltage ripples in different angle φ under two dominant techniques comprising CCSC and in proposed RLEL-PLOC which could be deduced from the (18) and simulation study system in Section 4. It could be noticed that the RLEL-PLOC has lower capacitor voltage ripples under most operating conditions, which can improve the economy and portability of the MMC.

4.4. Discussion of the Simulation Results. According to the simulation results, it could be obtained that compared with CCSC, the proposed RLEL-PLOC method could decrease both the total power loss and the maximum power loss of the semiconductor devices in the SM. Compared with the RLEL-PLOC method, other methods cannot reduce the total power loss and the maximum power loss of the semiconductor devices in the SM at the same time. Furthermore, the increased loss percentage is high, which will have an adverse impact on the economics or the lifetime of the MMC.

5. Experimental Verification

Figure 13 illustrates the experimental platform photo which was constructed in the lab to validate the put-forward RLEL-PLOC for the MMC. The MMC's dc bus is made up of a DC voltage source and a resistive load, which are connected in parallel. The SM uses Infineon's module FF75R12YT30 as the power device. The particular experimental equipment arguments are displayed in Table 5.

5.1. Analysis of Experimental Waveforms. Figure 14 displays the behavior of the MMC running at rated conditions in four control techniques including with the CCSC method, with the RLEL-PLOC method, with the literature 23's method, and with the literature 22's method. Figure 14(a) displays the MMC's i_{au} , i_{bu} , i_{cu} , and i_{bo} with the CCSC method, where i_{bo} is the B-phase's output current of the MMC. Figure 14(b) displays the MMC's i_{au} , i_{bu} , i_{cu} , and i_{bo} with the RLEL-PLOC method. Figure 14(c) displays the MMC's i_{au} , i_{bu} , i_{cu} , and i_{bo} with the literature 23's method. Figure 14(d) displays the MMC's i_{au} , i_{bu} , i_{cu} , and i_{bo} with the literature 22's method. Figure 14(e) represents the power loss of the T_1 , D_1 , T_2 , D_2 ,



FIGURE 10: MMCs operating at $\varphi = 0$. (a) i_{au} , i_{bu} , and i_{cu} in the CCSC method; (b) i_{ga} , i_{gb} , and i_{gc} in the CCSC method; (c) i_{au} , i_{bu} , and i_{cu} in the RLEL-PLOC method; (d) i_{ga} , i_{gb} , and i_{gc} with the RLEL-PLOC method; (e) i_{au} , i_{bu} , and i_{cu} in the literature 23's method; (f) i_{ga} , i_{gb} , and i_{gc} with the RLEL-PLOC method; (e) i_{au} , i_{bu} , and i_{cu} in the literature 23's method; (f) i_{ga} , i_{gb} , and i_{gc} with the literature 22's method; (h) i_{ga} , i_{gb} , and i_{gc} with the literature 22's method; (i) total power loss and power loss of the semiconductor device in four dominate techniques.



FIGURE 11: MMCs operating at $\varphi = \pi$. (a) i_{au} , i_{bu} , and i_{cu} in the CCSC method; (b) i_{ga} , i_{gb} , and i_{gc} in the CCSC method; (c) i_{au} , i_{bu} , and i_{cu} in the RLEL-PLOC method; (d) i_{ga} , i_{gb} , and i_{gc} with the RLEL-PLOC method; (e) i_{au} , i_{bu} , and i_{cu} in the literature 23's method; (f) i_{ga} , i_{gb} , and i_{gc} with the RLEL-PLOC method; (h) i_{ga} , i_{gb} , and i_{cu} in the literature 22's method; (h) i_{ga} , i_{gb} , and i_{gc} with the literature 22's method; (i) total power loss and power loss of the semiconductor device in four dominate techniques.



FIGURE 12: SM's capacitor voltage ripples with a different angle φ under two dominant techniques.



FIGURE 13: Physical drawing of experimental facilities.

TABLE 5: Experimental system arguments.

| Argument | Magnitude |
|---|-----------|
| Parameter of DC side voltage V_{dc} (V) | 120 |
| SM's number in the arm N | 4 |
| SM's capacitance value (mF) | 2.2 |
| Arm's inductance value L_s (mH) | 2 |
| Parameter of the carrier frequency (kHz) | 10 |

and P_{loss} of the MMC's SM with the CCSC method, with the RLEL-PLOC method, with the literature 23's method, and with the literature 22's method, respectively. It could be noticed that compared with the CCSC method, the maximum power loss of T_2 of the RLEL-PLOC method is reduced by 1.1% from 2.74 W to 2.71 W, and P_{loss} is reduced by 1.7% from 5.15 W to 5.06 W. It also could be noticed that compared with the RLEL-PLOC method, although the

maximum power loss of T_2 with the literature 23's method is reduced by 1.5% from 2.71 W to 2.67 W, P_{loss} is increased by 3% from 5.06 W to 5.21 W. Compared with the RLEL-PLOC method, although P_{loss} of the literature 22's method is reduced by 0.6% from 5.06 W to 5.03 W, the maximum power loss of T_2 with the literature 22's method is increased by 7.4% from 2.71 W to 2.91 W. Hence, the put-forward RLEL-PLOC has an obvious advantage among the existing methods.



FIGURE 14: (a) Arm currents i_{au} , i_{bu} , and i_{cu} and B-phase output current i_{bo} in the CCSC method; (b) arm currents i_{au} , i_{bu} , and i_{cu} and B-phase output current i_{bo} in the RLEL-PLOC method; (c) arm currents i_{au} , i_{bu} , and i_{cu} and B-phase output current i_{bo} in the RLEL-PLOC method; (d) arm currents i_{au} , i_{bu} , and i_{cu} and B-phase output current i_{bo} in the RLEL-PLOC method; (e) total power loss and power loss of the semiconductor device in four dominate techniques.

5.2. Discussion of the Experimental Results. According to the experimental results, it could be deduced that the proposed RLEL-PLOC method could decrease both the total power loss and the maximum power loss of the semiconductor power devices in the SM compared with CCSC. Compared with the RLEL-PLOC method, other methods cannot reduce the total power loss and the maximum power loss of the semiconductor power devices in the SM at the same time. Moreover, the increased loss percentage is high, which will have an adverse effect on the economics or the lifetime of the MMC.

6. Conclusion

This manuscript proposes an RLEL-PLOC by inpouring the first-best second harmonic circulation current into the arm of the MMC to optimize SM's power consumption. Compared with the CCSC, the proposed RLEL-PLOC can simultaneously achieve total power loss optimization and maximal power loss optimization in the arm's SM. Furthermore, the operation cost caused by power loss could be reduced, and the lifetime of the MMC could be improved. Besides, the capacitor voltage ripples under most operation circumstances could be reduced by the proposed RLEL-PLOC. The research results prove the availability of the put-forward RLEL-PLOC for the MMC.

Data Availability

The data used to support the findings of this study are available from the corresponding author upon request.

Disclosure

We confirm that this work is original and has not been published elsewhere nor is it currently under consideration for publication elsewhere. We wish to submit a new manuscript entitled "Optimized Control for MMCs with Reduced Power Loss and Extended Lifetime" for consideration by the Journal of International Transactions on Electrical Energy Systems.

Conflicts of Interest

The authors declare no conflicts of interest.

Acknowledgments

This study was supported by the Open Foundation of State Key Laboratory of High-End Compressor and System Technology (SKL-YSJ202209), the National Natural Science Foundation of China (52377034, 52177027), the Key Project of Excellent Young Talents in University of Anhui Province (gxyqZD2021090), and the Excellent Youth Project of Natural Science Foundation of Anhui Province (2108085Y18).

References

 C. Liu, F. Deng, Q. Wang, Y. Wang, F. Blaabjerg, and Z. Wang, "Double half-bridge submodule-based modular multilevel converters with reduced voltage sensors," *IEEE* Transactions on Power Electronics, vol. 36, no. 4, pp. 3643-3648, 2021.

- [2] Y. Li, D. Liu, and G. J. Kish, "A dual-MMC chain-link structure for multifrequency power transfer," *IEEE Transactions on Power Electronics*, vol. 37, no. 12, pp. 14601–14614, 2022.
- [3] Y. Zou, L. Zhang, J. Qin, W. Sheng, and Q. Duan, "Phaseunsynchronized power decoupling control of MMC based on feedback linearization," *IEEE Transactions on Power Electronics*, vol. 37, no. 3, pp. 2946–2958, 2022.
- [4] F. Deng, M. Jin, C. Liu, M. Liserre, and W. Chen, "Switch open-circuit fault localization strategy for MMCs using sliding-time window based features extraction algorithm," *IEEE Transactions on Industrial Electronics*, vol. 68, no. 10, pp. 10193–10206, 2021.
- [5] W. Zhou, B. Zhao, Y. Lou et al., "Current oscillation phenomenon of MMC based on IGCT and fast recovery diode with high surge current capability for HVDC application," *IEEE Transactions on Power Electronics*, vol. 36, no. 6, pp. 6218–6222, 2021.
- [6] L. Yang, Y. Li, Z. Li, P. Wang, S. Xu, and R. Gou, "A simplified analytical calculation model of average power loss for modular multilevel converter," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 3, pp. 2313–2322, 2019.
- [7] D. D. C. Mendonca, A. F. Cupertino, H. A. Pereira, and R. Teodorescu, "Minimum cell operation control for power loss reduction in MMC-based STATCOM," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 9, no. 2, pp. 1938–1950, 2021.
- [8] X. Shi, S. Filizadeh, and D. A. Jacobson, "Loss evaluation for the hybrid cascaded MMC under different voltage-regulation methods," *IEEE Transactions on Energy Conversion*, vol. 33, no. 3, pp. 1487–1498, 2018.
- [9] M. Xiang, J. Hu, and Y. Qiu, "Coordinated control of power loss and capacitor voltage ripple reduction for AC voltage boosted FBSM MMC with second harmonic circulating current injection," *High Voltage*, vol. 3, no. 4, pp. 272–278, 2018.
- [10] J. Kuprat, C. H. van der Broeck, M. Andresen, S. Kalker, M. Liserre, and R. W. De Doncker, "Research on active thermal control:actual status and future trends," *IEEE Journal* of Emerging and Selected Topics in Power Electronics, vol. 9, no. 6, pp. 6494–6506, 2021.
- [11] B. Wang, L. Wang, W. Mu et al., "Thermal performances and annual damages comparison of MMC using reverse conducting IGBT and conventional IGBT module," *IEEE Transactions on Power Electronics*, vol. 36, no. 9, pp. 9806– 9825, 2021.
- [12] F. Hohmann and M. M. Bakran, "Improved performance for half-bridge cells with a parallel presspack diode," *IEEE Transactions on Power Electronics*, vol. 34, no. 4, pp. 3091– 3097, 2019.
- [13] D. Peftitsis, G. Tolstoy, A. Antonopoulos et al., "High-power modular multilevel converters with SiC JFETs," *IEEE Transactions on Power Electronics*, vol. 27, no. 1, pp. 28–36, 2012.
- [14] L. Wu, J. Qin, M. Saeedifard, O. Wasynczuk, and K. Shenai, "Efficiency evaluation of the modular multilevel converter based on Si and SiC switching devices for medium/highvoltage applications," *IEEE Transactions on Electron Devices*, vol. 62, no. 2, pp. 286–293, 2015.
- [15] R. Picas, S. Ceballos, J. Pou, J. Zaragoza, G. Konstantinou, and V. G. Agelidis, "Closed-loop discontinuous modulation technique for capacitor voltage ripples and switching losses

reduction in modular multilevel converters," *IEEE Transactions on Power Electronics*, vol. 30, no. 9, pp. 4714–4725, 2015.

- [16] R. Picas, J. Zaragoza, J. Pou, S. Ceballos, G. Konstantinou, and G. J. Capella, "Study and comparison of discontinuous modulation for modular multilevel converters in motor drive applications," *IIEEE Transactions on Industrial Electronics*, vol. 66, no. 3, pp. 2376–2386, 2019.
- [17] S. Kim, M. Jeong, J. Kim, and K. Lee, "Hybrid modulation scheme for switching loss reduction in a modular multilevel high-voltage direct current converter," *IEEE Transactions on Power Electronics*, vol. 34, no. 4, pp. 3178–3191, 2019.
- [18] Q. Tu, Z. Xu, and L. Xu, "Reduced switching-frequency modulation and circulating current suppression for modular multilevel converters," *IEEE Transactions on Power Delivery*, vol. 26, no. 3, pp. 2009–2017, 2011.
- [19] H. Jiang, L. Xiao, and C. Wang, "Adaptive loss and capacitance-reduction control strategy based on secondharmonic circulating current injection for MMC," *IET Power Electronics*, vol. 12, no. 11, pp. 2821–2831, 2019.
- [20] G. A. Reddy and A. Shukla, "Circulating current optimization control of MMC," *IEEE Transactions on Industrial Electronics*, vol. 68, no. 4, pp. 2798–2811, 2021.
- [21] J. Hu, M. Xiang, L. Lin, M. Lu, J. Zhu, and Z. He, "Improved design and control of FBSM MMC with boosted AC voltage and reduced DC capacitance," *IEEE Transactions on Industrial Electronics*, vol. 65, no. 3, pp. 1919–1930, 2018.
- [22] L. Yang, Y. Li, Z. Li, P. Wang, S. Xu, and R. Gou, "Loss optimization of MMC by second-order harmonic circulating current injection," *IEEE Transactions on Power Electronics*, vol. 33, no. 7, pp. 5739–5753, 2018.
- [23] J. Zhao, F. Deng, C. Liu, Q. Yu, Q. Wang, and J. Zhang, "Harmonic circulating current injection based power loss optimization control of bottom switch/diodes for modular multilevel converters," *CSEE Journal of Power and Energy Systems*, vol. 7, no. 6, pp. 1213–1226, 2021.
- [24] Y. Zhang, H. Wang, Z. Wang, F. Blaabjerg, and M. Saeedifard, "Mission profile-based system-level reliability prediction method for modular multilevel converters," *IEEE Transactions on Power Electronics*, vol. 35, no. 7, pp. 6916–6930, 2020.
- [25] F. Deng, Q. Heng, C. Liu et al., "Power losses control for modular multilevel converters under capacitor deterioration," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 4, pp. 4318–4332, 2020.
- [26] Z. Liu, K. J. Li, J. Wang, Z. Javid, M. Wang, and K. Sun, "Research on capacitance selection for modular multi-level converter," *IEEE Transactions on Power Electronics*, vol. 34, no. 9, pp. 8417–8434, 2019.