

Research Article

Feedforward Harmonic Mitigation Strategy for Single-Phase Voltage Source Converter

Qing Zhong , Junjie Feng, Gang Wang, and Haifeng Li 

School of Electric Power, South China University of Technology, Guangzhou, China

Correspondence should be addressed to Qing Zhong; epqzhong@scut.edu.cn

Received 9 November 2017; Revised 20 December 2017; Accepted 21 December 2017; Published 28 January 2018

Academic Editor: Alessandro Lidozzi

Copyright © 2018 Qing Zhong et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

With the development of distributed generations (DGs), single-phase voltage source converter (SPVSC) has been widely used, but it brings about the problem of harmonic pollution to power grid. Hence, it is significant to explore the mechanism of harmonic injection from SPVSC and propose effective control strategies to mitigate the harmonic pollution. In this paper, a harmonic analysis model of SPVSC based on dynamic phasor (DP) has been established. With the model, the harmonics interaction between the ac side and the dc side can be analyzed with the consideration of the control strategies, which reveals the generation mechanism of the harmonics in SPVSC. Based on the mechanism, a feedforward harmonic mitigation strategy has been presented. The principle of the strategy is to add low-order harmonic signal to the PWM modulation signals to reduce the harmonic current on the ac side. The harmonic mitigation strategy not only has clear physical meaning and fast calculation, but also is robust for the uncertainty of parameters. Finally, the simulation and experiment results demonstrate the correctness of the model and the effectiveness of the harmonic mitigation strategy.

1. Introduction

Because of the capability of unity power factor and bidirectional energy flow, single-phase voltage source converters (SPVSC) have been widely applied in various industrial fields [1, 2], such as serving as the grid-connected interface of distributed generations (DGs) or microgrid with renewable energy systems [3, 4]. However, due to the strong nonlinearity of power electronic devices, SPVSC also brings about the problem of harmonic pollution which has a negative impact on power grid [5–7]. Hence, it is necessary to analyze the mechanism of harmonic injection and propose effective suppression measurements, laying a solid foundation for the promotion of SPVSC.

Three-phase VSC generates high-order harmonics under normal situation, which can generally be filtered by low pass filter [8], while SPVSC generates not only high-order harmonics but also low-order harmonics [9] even in normal situation, which is hard to be eliminated. The harmonic current generated from SPVSC is eliminated mainly from two aspects [10, 11]. One solution is to remove harmonic ripples in the voltage-loop and strengthen the antiharmonic

disturbance capacity of current loop. Since harmonic ripples in the voltage-loop can be easily removed by employing low pass voltage filter [12] or notch filter [11], most studies focus on how to improve the performance of current-loop controller. Proportional Resonant (PR) controller [13, 14], which has the advantages of simplicity and zero steady-state error for tracking a sinusoidal signal, is widely used for selective harmonic elimination. However, it has high sensitivity to the frequency variations and may not be able to achieve a good effect, since a single PR controller only eliminates a single-order harmonic. Multiresonant controllers (MRCs) suppress harmonic distortions effectively by connecting PR controllers at harmonic frequency in parallel, but this causes heavy paralleling computation duty, particularly when high-order harmonics are required to be compensated. In the worst case, MRCs cause the system to be unstable [15]. In [16, 17], Repetitive Controller (RC) has been investigated which involved complicated analysis and designation. It is based on internal model principle and achieves zero steady-state error for tracking a sinusoidal signal. RC presented a much slower dynamic response than PR and MRCs. To achieve a minimum steady-state error while maintaining a fast-transient

response, a hybrid controller by combining PR and RC has been proposed in [12, 18]. However, the designation controller parameters were very complex to ensure the effectiveness of the control strategy and the stability of system.

The other solution is to add harmonic modulation signals to PWM modulated signals to offset harmonic currents on the ac side. Without additional controller, it can be implemented simply and has less computational burden. Moreover, the strategy not only can achieve a fast-dynamic response but also will not affect the stability of system no matter how many order harmonics need to be suppressed. Before the suppression strategy is put forward, it is important to establish an accurate harmonic analysis model which can reflect the harmonic generation mechanism. As an alternative to the traditional modeling approach [19, 20], dynamic phasor (DP) method is very useful for the harmonic analysis of SPVSC [21–23]. It was based on a linear time varying periodic (LTP) theory and considered the detailed switching dynamic of power electronic devices. DP was also very effective in revealing dynamical couplings between various quantities [24]; thus it was possible to analyze how harmonics transferred between ac and dc side of VSC.

To address the above issues, this paper develops a harmonic analysis model of SPVSC based on the dynamic phasor and the harmonic generation mechanism of SPVSC has been investigated comprehensively. According to such mechanism, a feedforward control strategy is put forward to mitigate the harmonics on grid side. The organization of this paper is as follows: in Section 2, the system configuration and time-domain model of SPVSC are shown and harmonic analysis model based on DP is investigated; in Section 3, the generation mechanism and transmission law of harmonic for SPVSC are analyzed; in Section 4, a feedforward harmonic mitigation strategy is proposed on the basis of the generation mechanism; in Sections 5 and 6, the simulation and experimental results are presented to verify the proposed model and harmonic mitigation strategy. Finally, the conclusion is drawn in Section 7.

2. Harmonic Analyzing Model of SPVSC

2.1. Time-Domain Model of SPVSC. The SPVSC topology studied in this paper is a single-phase H bridge voltage source converter as shown in Figure 1. U_s is the ac source voltage. R and L are the equivalent resistance and impedance of the ac system. I_R and U_{Rac} are the ac side current and voltage of SPVSC, respectively. U_{dc} is the voltage on dc side. C_{dc} is the capacitor on the dc side. R_{dc} is the equivalent resistance of the dc loads. I_{dc} and I_l are the output current and dc load current on the dc side. $V_1, V_2, V_3,$ and V_4 are power electronic devices of converter.

The time-domain model of SPVSC can be described by

$$\begin{aligned} L \frac{dI_R}{dt} &= U_s - RI_R - U_{Rac} \\ C_{dc} \frac{dU_{dc}}{dt} &= I_{dc} - \frac{U_{dc}}{R_{dc}} \end{aligned} \quad (1)$$




FIGURE 1: Topology of single-phase VSC.

The switching function is used to describe the interaction between the ac and dc side of SPVSC, so U_{Rac} and I_{dc} in (1) can be given as

$$\begin{aligned} U_{Rac} &= S_R U_{dc} \\ I_{dc} &= S_R I_R \end{aligned} \quad (2)$$

where S_R is the switching function of SPVSC. When V_1 and V_4 are switched on, it is 1, and when V_2 and V_3 are on, it is -1 . S_R is related to the control strategy and determined by the PWM signal.

As shown in Figure 2, double closed-loop control strategy is occasionally employed in the control of converter. The dc-link voltage out-loop is controlled by a proportional integral (PI) controller and the peak value of reference current $I_{m.ref}$ is obtained. $I_{m.ref}$ is multiplied by $\cos \theta$, which is the ac system voltage phase cosine captured by phase locked loop (PLL), so as to operate at unity power factor. The current inner loop is controlled by proportional (P) controller to track the ac side current reference value $I_{t.ref}$.

What needs to be specially mentioned is that, considering the phase delay in the sampling, grid voltage feedforward sampling value U_{st} is obtained by multiplying the fundamental RMS of U_s with $\cos \theta$. After subtracting U_{st} from the output value of current controller and being divided by $U_{dc.ref}$, the modulation signal of SPVSC is obtained

$$U_m = \frac{1}{U_{dc.ref}} \left[U_{st} - K_{ip} (I_{t.ref} - I_R) \right], \quad (3)$$

where K_{ip} is the proportional regulation gain of current inner loop, U_{st} is the sampling value of grid voltage, $U_{dc.ref}$ is the reference of dc voltage, and I_R and $I_{t.ref}$ are the actual value and reference value of ac side current, respectively. $I_{m.ref}$ is the peak value of reference current which can be obtained by $I_{m.ref} = \sqrt{2} u_{dc} I_{dc} / U_{rms}$.

2.2. Dynamic Phasor Harmonic Analysis Model of SPVSC. The SPVSC time-domain model described by (1) and (2) can be transformed into dynamic phasor model, and the k -order




FIGURE 2: Double closed-loop control structure of voltage and current.

dynamic phase equation of the ac side current and the dc side voltage is expressed as

$$\frac{d \langle I_R \rangle_k}{dt} = - \left(\frac{R}{L} + jk\omega_s \right) \langle I_R \rangle_k - \frac{\langle U_{dc} S_R \rangle_k}{L} + \frac{\langle U_s \rangle_k}{L} \quad (4)$$

$$\frac{d \langle U_{dc} \rangle_k}{dt} = - \left(\frac{1}{R_{dc} C_{dc}} + jk\omega_s \right) \langle U_{dc} \rangle_k + \frac{\langle I_R S_R \rangle_k}{C_{dc}},$$

where $\omega_s = 2\pi/T$ is the angular frequency and $\langle \cdot \rangle_k$ denotes the k th dynamic phasor.

$\langle U_{dc} S_R \rangle_k$ and $\langle I_R S_R \rangle_k$ are the convolution of switching function and dc side voltage or ac side current, respectively, which represents the interaction of harmonics between the ac and dc sides of SPVSC. It can be described by

$$\begin{aligned} \langle U_{dc} S_R \rangle_k &= \sum_i \langle S_R \rangle_{k-i} \langle u_{dc} \rangle_i \\ \langle I_R S_R \rangle_k &= \sum_i \langle S_R \rangle_{k-i} \langle I_R \rangle_i. \end{aligned} \quad (5)$$

In this paper, SPWM modulation with fixed switching frequency is adopted, so the dynamic phasor of switching function is determined by U_m and can be given as

$$\begin{aligned} \langle S_R \rangle_k &= \langle U_m \rangle_k \\ &= \frac{1}{U_{dc.ref}} [\langle U_{st} \rangle_k - K_{ip} (\langle I_{t.ref} \rangle_k - \langle I_R \rangle_k)]. \end{aligned} \quad (6)$$

Since U_{st} and $I_{t.ref}$ have only the fundamental component, the k th dynamic phasor is equivalent to 0, except $\langle U_{st} \rangle_1 \neq 0$ and $\langle I_{t.ref} \rangle_1 \neq 0$. This paper is mainly aimed at the lower-order harmonic component within 13 orders, so the high-order component of the dynamic phasor of the switching function can be neglected. Equation (6) can be simplified as

$$\langle S_R \rangle_k = \begin{cases} \frac{\langle U_{st} \rangle_1 - K_{ip} \langle I_{t.ref} \rangle_1}{U_{dc.ref}} + \frac{K_{ip} \langle I_R \rangle_1}{U_{dc.ref}}, & k = 1 \\ \frac{K_{ip} \langle I_R \rangle_k}{U_{dc.ref}}, & k = 2, \dots, 13. \end{cases} \quad (7)$$

By substituting (7) into (4), the k th dynamic phasor equation of the ac side current and the dc side voltage is obtained as follows:

$$\begin{aligned} \frac{d \langle I_R \rangle_k}{dt} &= - \left(\frac{R}{L} + jk\omega_s \right) \langle I_R \rangle_k + \frac{\langle U_s \rangle_k}{L} \\ &\quad - \frac{K_{ip}}{U_{dc.ref} L} \sum_i \langle I_R \rangle_{k-i} \langle u_{dc} \rangle_i \\ &\quad - \frac{\langle U_{st} \rangle_1 - K_{ip} \langle I_{t.ref} \rangle_1}{U_{dc.ref} L} \langle u_{dc} \rangle_{k-1} \\ &\quad - \frac{\langle U_{st} \rangle_{-1} - K_{ip} \langle I_{t.ref} \rangle_{-1}}{U_{dc.ref} L} \langle u_{dc} \rangle_{k+1}, \end{aligned} \quad (8)$$

$$\begin{aligned} \frac{d \langle u_{dc} \rangle_k}{dt} &= - \left(\frac{1}{R_{dc} C} + jk\omega_s \right) \langle u_{dc} \rangle_k \\ &\quad + \frac{\langle U_{st} \rangle_1 - K_{ip} \langle I_{t.ref} \rangle_1}{U_{dc.ref} C} \langle I_R \rangle_{k-1} \\ &\quad + \frac{\langle U_{st} \rangle_{-1} - K_{ip} \langle I_{t.ref} \rangle_{-1}}{U_{dc.ref} C} \langle I_R \rangle_{k+1} \\ &\quad + \frac{K_{ip}}{U_{dc.ref} C} \sum_i \langle I_R \rangle_{k-i} \langle I_R \rangle_i, \end{aligned} \quad (9)$$

where $\langle I_{t.ref} \rangle_{-1} = \langle I_{t.ref} \rangle_1^*$ and $\langle U_{st} \rangle_{-1} = \langle U_{st} \rangle_1^*$, according to the conjugate property of dynamic phasor. In the convolution $\sum \langle I_R \rangle_{k-i} \langle u_{dc} \rangle_i$ and $\sum \langle I_R \rangle_{k-i} \langle I_R \rangle_i$, the product of two small quantities can be neglected. It means that only the items including dc component of voltage on dc side or fundamental current on ac side should be considered. Therefore, the accumulation of items in (8) and (9) can be simplified as

$$\begin{aligned} \sum_i \langle I_R \rangle_{k-i} \langle u_{dc} \rangle_i &= \langle I_R \rangle_k \langle u_{dc} \rangle_0 + \langle I_R \rangle_1 \langle u_{dc} \rangle_{k-1} \\ &\quad + \langle I_R \rangle_1^* \langle u_{dc} \rangle_{k+1} \\ \sum_i \langle I_R \rangle_{k-i} \langle I_R \rangle_i &= 2 \langle I_R \rangle_{k-1} \langle I_R \rangle_1 \\ &\quad + 2 \langle I_R \rangle_{k+1} \langle I_R \rangle_1^*. \end{aligned} \quad (10)$$

The k th dynamic phasor of current on ac side and voltage on dc side can be obtained by solving (8) and (9). The calculation results are the different order harmonics of current on ac side and voltage on dc side. Therefore, the




FIGURE 3: Harmonic interaction law of single-phase VSC.

dynamic phasor model of SPVSC can be used to analyze the generation mechanism of harmonic.

3. Mechanism of SPVSC Harmonic Generations

In the steady state, the dc component of dc side voltage is equivalent to its reference; that is, $\langle u_{dc} \rangle_0 = V_{dc.ref}$. The differential of the dynamic phasor of ac side current and the dc side voltage can be neglected, so $d\langle I_R \rangle_k / dt = 0$ and $d\langle u_{dc} \rangle_k / dt = 0$. The harmonic generation mechanism of SPVSC under steady-state conditions is analyzed below.

The dc voltage on dc side can be obtained by (8), as shown in

$$\begin{aligned} & \frac{1}{R_{dc}} \langle u_{dc} \rangle_0 \\ &= \frac{\langle U_{st} \rangle_1 - K_{iP} (\langle I_{t.ref} \rangle_1 - \langle I_R \rangle_1)}{U_{dc.ref}} \langle I_R \rangle_1^* \\ &+ \frac{\langle U_{st} \rangle_1^* - K_{iP} (\langle I_{t.ref} \rangle_1^* - \langle I_R \rangle_1^*)}{U_{dc.ref}} \langle I_R \rangle_1. \end{aligned} \quad (11)$$

Equation (11) can describe the interaction between the dc voltage on dc side and the fundamental current on ac side.

Similarly, the fundamental current on ac side can be further written as

$$\begin{aligned} & (R + j\omega_s L) \langle I_R \rangle_1 \\ &= -\frac{\langle U_{st} \rangle_1 - K_{iP} (\langle I_{t.ref} \rangle_1 - \langle I_R \rangle_1)}{U_{dc.ref}} \langle u_{dc} \rangle_0 \\ &- \frac{\langle U_{st} \rangle_1^* - K_{iP} (\langle I_{t.ref} \rangle_1^* - \langle I_R \rangle_1^*)}{U_{dc.ref}} \langle u_{dc} \rangle_2 \\ &+ \langle U_s \rangle_1. \end{aligned} \quad (12)$$

Therefore, the fundamental current on ac side not only interacts with the dc voltage on dc side, but also interacts with the 2nd harmonic voltage on dc side.

The 2nd harmonic voltage on dc side and the 3rd harmonic current on ac side can be expressed as follows:

$$\begin{aligned} & \left(\frac{1}{R_{dc}} + j2C\omega_s \right) \langle u_{dc} \rangle_2 \\ &= -\frac{\langle U_{st} \rangle_1 - K_{iP} (\langle I_{t.ref} \rangle_1 - \langle I_R \rangle_1)}{V_{dc.ref}} \langle I_R \rangle_1 \\ &- \frac{\langle U_{st} \rangle_1^* - K_{iP} (\langle I_{t.ref} \rangle_1^* - \langle I_R \rangle_1^*)}{V_{dc.ref}} \langle I_R \rangle_3 \\ &+ \frac{K_{iP} \langle I_R \rangle_3 \langle I_R \rangle_1^*}{V_{dc.ref}}, \end{aligned} \quad (13)$$

$$\begin{aligned} & (R + j3\omega_s L + K_{iP}) \langle I_R \rangle_3 \\ &= -\frac{\langle U_{st} \rangle_1 - K_{iP} (\langle I_{t.ref} \rangle_1 - \langle I_R \rangle_1)}{V_{dc.ref}} \langle u_{dc} \rangle_2 \\ &- \frac{\langle U_{st} \rangle_1^* - K_{iP} (\langle I_{t.ref} \rangle_1^* - \langle I_R \rangle_1^*)}{V_{dc.ref}} \langle u_{dc} \rangle_4 \\ &+ \langle U_s \rangle_3. \end{aligned} \quad (14)$$

In (13), the state variables on the right are $\langle I_R \rangle_1$ and $\langle I_R \rangle_3$, which indicates that the 2nd harmonic voltage on dc side not only interacts with the fundamental current on ac side, but also interacts with the 3rd harmonic current on ac side. Similarly, it can be obtained from (14) that the 3rd harmonic current on ac side not only interacts with the 2nd harmonic voltage on dc side, but also interacts with the 4th harmonic voltage on dc side. Meanwhile, the 3rd voltage background harmonic of power grid will also induce the 3rd harmonic current on ac side. Therefore, the generation mechanism and interaction law of harmonic current on ac side and harmonic voltage on dc side can be summarized as in Figure 3.

In Figure 3, u_{dci} and I_{Ri} are i th harmonic voltage on dc side and i th harmonic current on ac side, respectively. $V_{dc.ref}$ is the dc voltage reference in controller. U_{si} is i th harmonic voltage of ac side source. The single arrow represents the effect of external excitation on harmonics, and the double arrow represents the interaction between two variables.

There are two reasons for the lower-order harmonic generation of SPVSC, that is, external excitation and internal interaction. From the internal interaction, SPVSC will generate a series of odd harmonic currents on ac side and a series of even harmonic voltages on dc side. From the

external excitation relationship, it can be concluded that when the voltage of power grid is distorted, it will aggravate the harmonic generation from SPVSC and lead to more serious harmonic pollution to the power grid.

4. Harmonic Current Mitigation Strategy

In order to reduce the harmonic currents injecting to the power grid, a feedforward harmonic mitigation strategy is investigated based on the results in Section 3. Its principle is to superimpose low-order harmonic signal into the PWM modulation wave, which can cut off the external incentive and internal transfer path of harmonic propagation, thus eliminating the lower-order harmonic current on ac side.

Aiming at N th ($N = 3, 5, \dots, 13$) harmonic currents on ac side, (4) can be simplified as

$$(R + jk\omega_s L) \langle I_R \rangle_N = -\sum_i \langle S_R \rangle_{N-i} \langle U_{dc} \rangle_i + \langle U_s \rangle_N \quad (15)$$

$\langle \Delta S \rangle_N$

$$= \frac{(((\langle U_{st} \rangle_1 - K_{iP} (\langle I_{t.ref} \rangle_1 - \langle I_R \rangle_1)) / U_{dc.ref}) \langle u_{dc} \rangle_{N-1} + ((\langle U_{st} \rangle_1^* - K_{iP} (\langle I_{t.ref} \rangle_1^* - \langle I_R \rangle_1^*)) / U_{dc.ref}) \langle u_{dc} \rangle_{N+1} - \langle U_s \rangle_N)}{\langle u_{dc} \rangle_0} \quad (16)$$

Above all, the feedforward compensation control strategy is implemented by superimposing lower-order harmonic components in the PWM signal to suppress the low-order harmonic currents on ac side. The control block diagram is shown in Figure 4. The harmonic voltage component on dc side and the background harmonic voltage on ac side are detected in real time. According to (16), the amplitude and phase angle of the N th harmonic components needed to be superposed in the PWM signals are obtained, so as to suppress the harmonic current on ac side dynamically.

The harmonic mitigation strategy not only has clear physical meaning and fast calculation speed, but also will not be affected by the uncertainty of circuit parameters which can be seen from (16). Moreover, without additional controller, it avoids the complex parameter design and will not affect the stability of the system.

5. Simulation Results

In order to verify the correctness of the harmonic analysis model, a SPVSC model is set up in MATLAB/Simulink. The key parameters for the simulation model are listed in Table 1.

The control strategy is shown in Figure 2, which is voltage and circuit double closed-loop control. The simulation results and the theoretical results of the harmonic currents on ac side and the harmonic voltages on dc side are shown in Tables 2 and 3, respectively. The simulation results of the amplitude and angle of the harmonic currents on ac side and the harmonic voltages on dc side are well-matched

The harmonic currents on ac side are mainly induced by the grid voltage distortions and the internal interaction between the harmonic voltages on dc side just shown in Figure 3. The grid voltage distortions $\langle U_s \rangle_N$ are normally uncontrolled, mainly induced by other nonlinear loads. However, the ac voltage of SPVSC $\sum_i \langle S_R \rangle_{N-i} \langle U_{dc} \rangle_i$ can be easily controlled by adjusting controller. It can be implied from (15) that $\langle S_R \rangle_N \langle U_{dc} \rangle_0$ can be utilized to offset the harmonic currents generated by $\langle U_s \rangle_N$ and $\sum_{i \neq 0} \langle S_R \rangle_{N-i} \langle U_{dc} \rangle_i$. If the right side of (15) is equal to 0, the internal interaction between the ac and dc side harmonics and external excitation from grid voltage distortions can be offset; thus the N th harmonic current on ac side can be eliminated effectively.

From (6) and (8), the lower-order harmonic components $\langle \Delta S \rangle_N$ which should be superimposed on the PWM signal can be derived as follows:

with those obtained by the harmonic analysis model. There are a series of low-order odd harmonic currents on the ac side, in which the 3rd harmonic current is dominant. The amplitude decreases with the harmonic order increasing. There are series of low-order even harmonic voltages on dc side. The 2nd harmonic voltage is the most obvious. The harmonic content is obviously reduced with the increase of the harmonic order. Therefore, the correctness of the low-order harmonic analysis model of SPVSC with closed-loop control strategy is verified.

In order to verify the harmonic transmission law of SPVSC, injecting 3rd and 5th voltage background harmonics to power grid, respectively, the harmonic spectra of the ac side current and the dc side voltage are obtained, which is shown in Figure 5. The black bar represents the situation without background harmonic voltage. The red bar represents the situation with 3rd background harmonic voltage, and the blue bar represents the situation with 5th background harmonic voltage.

It can be seen that when the power grid contains 3rd background harmonic voltage, the third harmonic current on ac side increased significantly, and the 4th harmonic voltage on dc side also increased because of the interaction between the ac side and dc side. Simultaneously, it passes back to ac side and generates 5th harmonic current. But after the second transmission, the impact on 5th harmonic current is weak. Similarly, when the grid contains 5th background harmonics voltage, the 6th harmonic voltage on dc side increased because of the impact of 5th harmonic current on ac side. But when it is passed back to the 7th harmonic current

TABLE 4: The harmonic current on ac side before and after N -order modulated wave injection (A).

| Harmonic order | 0~0.4 s without | 0.4~0.5 s with | 0.5~0.7 s with | 0.7~0.9 s with | 0.9~1.1 s without |
|----------------|-----------------|----------------|----------------|----------------|-------------------|
| Fund | 123.80 | 123.82 | 124.48 | 184.49 | 184.36 |
| 3rd | 6.48 | 0.37 | 0.23 | 0.45 | 2.51 |
| 5th | 2.85 | 0.09 | 0.07 | 0.11 | 0.23 |




FIGURE 5: The grid voltage contains third and fifth harmonic.




FIGURE 6: Harmonic injection component of PWM modulated wave.





FIGURE 7: Experimental setup of single-phase voltage source converter.

feedforward harmonic mitigation strategy is carried out. The waveforms and harmonics tables of current on ac side without harmonic mitigation strategy, with multiresonant control strategy and with the proposed strategy, are shown in Figures 8, 9, and 10, respectively.

From the experimental results, it can be found that after the multiresonant control strategy is employed, the total harmonic distortion of current (THDI) decreases from 4.7% to 3.5%, and the harmonic content of 3rd, 5th, and 7th

current decreases from 3.3% to 1.5%, 2.2% to 2.1%, and 1.5% to 0.9%, respectively. However, after the feedforward harmonic mitigation strategy is employed, THDI decreases from 4.7% to 2.5%, and the harmonic content of 3rd, 5th, and 7th harmonic current decreases to 0.8%, 1.6%, and 1.1%, respectively. It is clearly shown that the proposed strategy has better performance than multiresonant control strategy, which has verified the effectiveness of the proposed harmonic




(a) Waveform

| HARMONICS TABLE | |
|---|----------------------------------|
| Amp | A |
| THD% _f | 4.7 |
| H3% _f | 3.3 |
| H5% _f | 2.2 |
| H7% _f | 1.5 |
| H9% _f | 0.5 |
| H11% _f | 0.5 |
| H13% _f | 0.5 |
| H15% _f | 0.5 |
| 12/13/17 20:06:41 398U 50Hz 1Ø 1T EN50160 | |
| U A W U&A | HARMONIC GRAPH TREND HOLD RUN |

(b) Harmonics table

FIGURE 8: Waveform and harmonics table of current on ac side without harmonic mitigation strategy.




(a) Waveform

| HARMONICS TABLE | |
|---|----------------------------------|
| Amp | A |
| THD% _f | 3.5 |
| H3% _f | 1.5 |
| H5% _f | 2.1 |
| H7% _f | 0.9 |
| H9% _f | 0.8 |
| H11% _f | 0.3 |
| H13% _f | 0.9 |
| H15% _f | 0.4 |
| 12/13/17 21:45:43 398U 50Hz 1Ø 1T EN50160 | |
| U A W U&A | HARMONIC GRAPH TREND HOLD RUN |

(b) Harmonics table

FIGURE 9: Waveform and harmonics table of current on ac side with multiresonant control strategy.



(a) Waveform

| HARMONICS TABLE | |
|---|----------------------------------|
| Amp | A |
| THD% _f | 2.5 |
| H3% _f | 0.8 |
| H5% _f | 1.6 |
| H7% _f | 1.1 |
| H9% _f | 0.4 |
| H11% _f | 0.6 |
| H13% _f | 0.3 |
| H15% _f | 0.5 |
| 12/13/17 22:28:38 398U 50Hz 1Ø 1T EN50160 | |
| U A W U&A | HARMONIC GRAPH TREND HOLD RUN |

(b) Harmonics table

FIGURE 10: Waveform and harmonics table of current on ac side with feedforward harmonic mitigation strategy.

mitigation strategy. However, because the theoretical analysis does not consider the effect of PWM dead zone and control delay, it cannot completely eliminate the harmonic current. At the same time, it can be explained that after the 3rd, 5th, and 7th harmonic signal are superimposed in the PWM modulation wave, the other order harmonics currents cannot be suppressed.

7. Conclusion

Based on the dynamic phasor method, a harmonic analysis model of SPVSC was established, which takes the controller into consideration. The proposed model is used as a tool to analyze the generation mechanism of harmonic as well as the harmonic interaction between the ac and dc side. The harmonic currents injecting to the grid from SPVSC can be mainly carried out in two ways: external excitation and internal interaction. With the internal interaction between ac and dc side, SPVSC generates series of low-order odd harmonic currents on ac side and series of low-order even harmonic voltages on dc side. With the external excitation, the distorted grid voltages will exacerbate the generation of harmonic currents on ac side. According to the generation mechanism, a feedforward control strategy was put forward to mitigate the harmonic currents from SPVSC which has clear physical meaning, fast calculation speed, and robustness. Meanwhile, it avoids the design of controller parameter and will not affect the stability of the system. Simulation and experimental results are finally presented to verify the proposed harmonic analyzed model and feedforward harmonic mitigation strategy.

Conflicts of Interest

The authors declare that there are no conflicts of interest regarding the publication of this paper.

References

- [1] Y. Han, X. Fang, P. Yang, C. Wang, L. Xu, and J. M. Guerrero, "Stability analysis of digital controlled single-phase inverter with synchronous reference frame voltage control," *IEEE Transactions on Power Electronics*, no. 99, 2017.
- [2] R. I. Bojoi, L. R. Limongi, D. Ruiu, and A. Tenconi, "Enhanced power quality control strategy for single-phase inverters in distributed generation systems," *IEEE Transactions on Power Electronics*, vol. 26, no. 3, pp. 798–806, 2011.
- [3] T. Dragicevic, X. Lu, J. C. Vasquez, and J. M. Guerrero, "DC Microgrids - Part I: A Review of Control Strategies and Stabilization Techniques," *IEEE Transactions on Power Electronics*, vol. 31, no. 7, pp. 4876–4891, 2016.
- [4] E. Romero-Cadaval, B. Francois, M. Malinowski, and Q.-C. Zhong, "Grid-connected photovoltaic plants: An alternative energy source, replacing conventional sources," *IEEE Industrial Electronics Magazine*, vol. 9, no. 1, pp. 18–32, 2015.
- [5] D. Dong, T. Thacker, I. Cvetkovic et al., "Modes of operation and system-level control of single-phase bidirectional PWM converter for microgrid systems," *IEEE Transactions on Smart Grid*, vol. 3, no. 1, pp. 93–104, 2012.
- [6] R.-J. Wai, C.-Y. Lin, Y.-C. Huang, and Y.-R. Chang, "Design of high-Performance stand-alone and grid-connected inverter for distributed generation applications," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 4, pp. 1542–1555, 2013.
- [7] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE Transactions on Industry Applications*, vol. 41, no. 5, pp. 1292–1306, 2005.
- [8] Q. Zhong, J. Feng, L. Lin, G. Wang, and H. Li, "Graphical presentation of harmonic operating principles in voltage source converter with sparse vector methods," *IET Generation, Transmission & Distribution*, vol. 11, no. 4, pp. 1033–1038, 2017.
- [9] M.-S. Karbasforooshan, M. Monfared, and M. Dogruel, "Application of the harmonic control arrays technique to single-phase stand-alone inverters," *IET Power Electronics*, vol. 9, no. 7, pp. 1445–1453, 2016.
- [10] Z. Wu, Y. Zou, C. Wang, Y. Zhang, and Z. Zhang, "A performance improvement technique for single-phase PWM rectifier," in *Proceedings of the 2009 IEEE 6th International Power Electronics and Motion Control Conference, (IPEMC '09)*, pp. 1638–1642, China, May 2009.
- [11] J.-L. Gao, Y.-J. Zhang, F. Lin, and Q.-L. Zheng, "Research on harmonic current elimination method of single-phase PWM rectifiers," *Proceedings of the Chinese Society of Electrical Engineering (CSEE)*, vol. 30, no. 32, pp. 32–38, 2010.
- [12] K. Zhou, Z. Qiu, N. R. Watson, and Y. Liu, "Mechanism and elimination of harmonic current injection from single-phase grid-connected PWM converters," *IET Power Electronics*, vol. 6, no. 1, pp. 88–95, 2013.
- [13] A. Kulkarni and V. John, "Mitigation of lower order harmonics in a grid-connected single-phase PV inverter," *IEEE Transactions on Power Electronics*, vol. 28, no. 11, pp. 5024–5037, 2013.
- [14] R. Teodorescu, F. Blaabjerg, M. Liserre, and P. C. Loh, "Proportional-resonant controllers and filters for grid-connected voltage-source converters," *IEEE Proceedings Electric Power Applications*, vol. 153, no. 5, pp. 750–762, 2006.
- [15] M. Castilla, J. Miret, J. Matas, L. G. de Vicuña, and J. M. Guerrero, "Control design guidelines for single-phase grid-connected photovoltaic inverters with damped resonant harmonic compensators," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 11, pp. 4492–4501, 2009.
- [16] P. Mattavelli and F. P. Marafao, "Repetitive-based control for selective harmonic compensation in active power filters," *IEEE Transactions on Industrial Electronics*, vol. 51, no. 5, pp. 1018–1024, 2004.
- [17] S. Jiang, D. Cao, Y. Li, J. Liu, and F. Z. Peng, "Low-THD, fast-transient, and cost-effective synchronous-frame repetitive controller for three-phase UPS inverters," *IEEE Transactions on Power Electronics*, vol. 27, no. 6, pp. 2994–3005, 2012.
- [18] Y. Yang, K. Zhou, and F. Blaabjerg, "Current harmonics from single-phase grid-connected inverters-examination and suppression," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 4, no. 1, pp. 221–233, 2016.
- [19] S. R. Sanders, J. M. Noworolski, X. Z. Liu, and G. C. Verghese, "Generalized averaging method for power conversion circuits," *IEEE Transactions on Power Electronics*, vol. 6, no. 2, pp. 251–259, 1991.
- [20] N. Kroutikova, C. A. Hernandez-Aramburo, and T. C. Green, "State-space model of grid-connected inverters under current control mode," *IET Electric Power Applications*, vol. 1, no. 3, pp. 329–338, 2007.

- [21] J. Kwon, X. Wang, F. Blaabjerg, C. L. Bak, V. Sularea, and C. Busca, "Harmonic interaction analysis in a grid-connected converter using harmonic state-space (HSS) modeling," *IEEE Transactions on Power Electronics*, vol. 32, no. 9, pp. 6823–6835, 2017.
- [22] Q. Zhong, L. Lin, G. Wang, Y. Zhang, and Z. Wu, "Harmonic analysis model for voltage source converter under unbalanced conditions," *IET Generation, Transmission & Distribution*, vol. 9, no. 1, pp. 12–21, 2015.
- [23] J. B. Kwon, X. Wang, F. Blaabjerg, C. L. Bak, A. R. Wood, and N. R. Watson, "Harmonic instability analysis of a single-phase grid-connected converter using a harmonic state-space modeling method," *IEEE Transactions on Industry Applications*, vol. 52, no. 5, pp. 4188–4200, 2016.
- [24] P. Č. Stefanov and A. M. Stanković, "Modeling of UPFC operation under unbalanced conditions with dynamic phasors," *IEEE Transactions on Power Systems*, vol. 17, no. 2, pp. 395–403, 2002.



Hindawi

Submit your manuscripts at
www.hindawi.com

