

# Research Article

# Characteristics of a Multiple-Layered Graphene Oxide Memory Thin Film Transistor with Gold Nanoparticle Embedded as Charging Elements

Yo-Han Kim<sup>(b)</sup>,<sup>1</sup> Huynh Quoc Nguyen<sup>(b)</sup>,<sup>2</sup> Bum Jun Park<sup>(b)</sup>,<sup>2</sup> Hyun Ho Lee<sup>(b)</sup>,<sup>1</sup> and Tae Seok Seo<sup>(b)</sup><sup>2</sup>

<sup>1</sup>Department of Chemical Engineering, Myongji University, 116 Myongji-ro, Cheoin-gu, Yongin 17058, Republic of Korea <sup>2</sup>Department of Chemical Engineering (BK21 FOUR Integrated Engineering Program), Kyung Hee University, 1 Seochon-dong, Giheung-gu, Yongin-si, Gyeonggi-do 17104, Republic of Korea

Correspondence should be addressed to Hyun Ho Lee; hyunho@mju.ac.kr and Tae Seok Seo; seots@khu.ac.kr

Received 19 October 2020; Revised 21 December 2020; Accepted 3 January 2021; Published 16 January 2021

Academic Editor: Hassan Karimi-Maleh

Copyright © 2021 Yo-Han Kim et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

In this study, we report the highest mobility in the reduced graphene oxide- (rGO-) based TFTs embedded with Au NPs. In addition, we fabricated a reduced graphene oxide memory device (rGO-capacitor), a reduced graphene oxide thin film transistor (rGO-TFT), and a reduced graphene oxide memory thin film transistor (rGO-MTFT) and characterized their electrical performances. While the rGO-TFT device was investigated for nonambipolar channel performance, the rGO-capacitor and rGO-MTFT were examined for nonvolatile memory capabilities in a metal-graphene-insulator-silicon (MGIS) structure. The incorporation of the gold nanoparticles (Au NPs) between the rGO and an insulator silicon dioxide (SiO<sub>2</sub>) layer served as a charging element. The rGO-capacitor revealed the memory effect of hysteretic capacitance-voltage (C-V) loops, and the flat-band voltage shift ( $\Delta V_{FB}$ ) was measured as 0.1375 V after 100 s retention time. The rGO-TFT shows the p-channel characteristics with high hole mobility of 16.479 cm<sup>2</sup>/V·s. The threshold voltage shift ( $\Delta V_{th}$ ) of the rGO-MTFT was detected as 5.74 V from 10 V to -30 V sweep, demonstrating high mobility of 22.887 cm<sup>2</sup>/V·s.

# 1. Introduction

Since the discovery of graphene by Novoselov and Geim in 2004, two-dimensional (2D) materials have ushered in a new era for next-generation nanoelectronics [1, 2]. Graphene is a monolayer of high-density 2D carbon atoms, which has been intensively investigated for its high electron mobility and versatile electrochemical resources [3–13]. Even though the graphene inherently has zero bandgap, the bandgap could be manipulated in its conductance via charged impurity centers, ribbon or ripple shape, and chemical modifications [5–7]. In particular, the graphene can be used for an active layer [5–10], charging nodes for nonvolatile floating gate (FG) device and resistive switching device [11–13], and even dielectrics for electronic applications depending on its

chemical modification [14]. In addition, the graphene sheets can serve as charging and discharging layers for memory devices [15–17]. A reduced form of graphene oxide has been extensively utilized for a variety of devices including sensors, solar cells, and TFTs [7–9]. Moreover, the graphene or GO has been recently adopted as components for resistive switching devices [11, 12, 15]. Since the graphene oxide could be prepared by a chemical exfoliation method, it is adequate for simple, economical, and large-scale production compared with a chemical vapor deposition (CVD) method, etc. Through the thermal or chemical reduction process, a moderate level of conductance of the graphene is recovered in the rGO, which is still acceptable in the nanoelectronics as electrical charging nodes or active channel [13, 14]. On the other hand, remarkable advancement in organic memory devices has proceeded with NP embodiment [17– 19]. For a single-layered graphene, NP embodiment could enhance mobility [12].

Due to cost-effectiveness and facile manufacturability, NP-based nonvolatile memory devices have been developed in the fields of electronics, sensor arrays, and memory cards. The popularity of organic memory devices becomes increasing as an alternative to overcome the limitations of the conventional silicon-based semiconductors such as the reduction of channel length (pinch-off), thermal power issues, and conductivity modulation. The flash device that uses FG transistors is a basic format of memory devices. By applying a voltage pulse on the gate electrode, electrons or holes can tunnel from the semiconductor channel to the storage layer, which induce charging or memory effects. For the organic nanoelectronic applications, the GO or rGO is often employed as a charge trapping mediator intervened in the structure of metal/insulator/silicon (MIS) layers. However, the role of the GO and rGO is reverse in the charge trapping mechanism to differentiate the speed of the device operation [7–9, 17, 20]. The hole mobilities of the GO-based memory TFTs have been reported as low values even less than  $1 \text{ cm}^2/\text{V} \cdot \text{s}$  [9, 17, 18], while the rGO-based graphene TFT could show a very high hole mobility of  $300 \text{ cm}^2/\text{V} \cdot \text{s}$  even on a flexible substrate [14]. However, the rGO-TFT did not show memory functionality without FG array structure, and a relatively complicated Langmuir-Blodgett (LB) process was required to have the rGO active layer instead of a simple dip-coating process along with additional passivation layer [14].

Although there have been many reports of memory effects using active rGO layers and embedded metal NP devices, fundamental studies of memory windows on charging behavior or charge storage in NPs with solution-processed rGO and reduced graphene oxide quantum dot (rGOQDs) films have not been extensively reported [16–22]. Furthermore, conventional graphene memory devices have been frequently involved in complicated processes to form a dielectric layer with an atomic layer deposition (ALD) using high k materials like  $Al_2O_3$  [16–18]. In addition, most of the devices were realized in very small channel width and length of 3 to 7  $\mu$ m, which cannot be applied to a flexible substrate with large area [17, 20].

In other hand, a number of two-dimensional (2D) semiconductor active materials have been continuously introduced including semimetallic graphene, rGO, molybdenum disulfide (MoS2), and phosphorene [23–25]. However, the graphene or rGO still affords relatively high mobility for field effect transistor (FET) and stability in air compared to other 2D channel materials [25].

In this study, we present the reduced graphene oxide memory thin film transistor (rGO-MTFT) device with high mobility of 22.887 cm<sup>2</sup>/V·s. This is the highest mobility in the reduced graphene oxide- (rGO-) based TFTs embedded with Au NPs. The MTFT fabrication was based on the formation of Au NPs as charge storage elements, and the monolayer of rGO was accomplished at room temperature using a dip-coating process. Self-assembly monolayer (SAM) Au NPs on SiO<sub>2</sub> displayed efficient charging effect underneath the rGO channel. We also demonstrated the performance of rGO-MTFT with large scale of channel width (100  $\mu$ m) and length (100  $\mu$ m), which can be confirmed from a threshold voltage shift ( $\Delta V_{\rm th}$ ) of transfer curve after bias in a gate electrode.

#### 2. Experimental Section

Graphite oxide was prepared through a modified process by Hummer's method [19, 20]. Graphite (flakes, 99% carbon basis, Sigma-Aldrich) were added into furic acid (H<sub>2</sub>SO<sub>4</sub>) 34 mL (95%-extra pure grade, Junsei) containing sodium nitrate (NaNO<sub>3</sub>) 0.75 g (99.0%, Sigma-Aldrich) in a 250 mL flask, kept in an ice-water bath and vigorously stirred by a magnetic stirring bar. Potassium permanganate (KMnO<sub>4</sub>) 5.0 g (97.0%, Sigma-Aldrich) was added slowly, and then, the temperature was increased to 35°C. After the mixture was stirred for 2 h, ultrapure deionized water (50 mL) was added into the ice-bathed flask. Then, addition of 4.0 mL hydrogen peroxide (H<sub>2</sub>O<sub>2</sub>) (35.0%, Junsei) solution was followed drop by drop into the above mixture with stirring for 2 h. The mixture was filtered with a 1:10 ratio hydrochloric acid (HCl, 35%-extra pure grade, Junsei)/DI water 500 mL. Then, the graphite oxide flakes were washed with DI water under the sedimentation by centrifugation until the suspensions reached pH 7. Finally, the resulting graphene oxide (GO) aqueous solution was sonicated for 5 h and centrifuged at 4000 rpm for 30 min to collect a stable GO solution from a supernatant. Figure 1(a) shows TEM image and selected area electron diffraction (SAED) pattern image (inset) of the solution-processed GO sheets by the modified Hummer's method.

For the preparation of the reduced graphene oxide (rGO), GO films were exposed to hydrazine hydrate ( $H_2N_4$ ) vapor states, which drives conversion of the GO into the rGO from an insulator to a semimetal [23–25]. The condition of reduction condition with the hydrazine vapor state was at 200°C for 1 min.

Au nanoparticle (Au NP) colloids (5 nm) were purchased from British Biocell International (BBI). Then, Au NPs were capped by a 1.0 M citric acid solution (Sigma-Aldrich) by mixing 1:1 ratio and incubating it overnight. The mixture was centrifuged with a membrane filter (Vivaspin 500, Satorius Biotech) to collect selectively the citrate-coated Au NPs. The collected citrate-capped Au NPs were resuspended in ultrapure DI water. A self-assembled monolayer (SAM) of the Au NPs and the 3-aminopropyl-triethoxysilane (APTES) on the substrate were executed by vertically immersing in the solution of the citrate-capped Au NPs and APTES. The SAM of APTES was uniformly prepared, and both GO and Au NPs were stably adsorbed on the Si substrate through electrostatic attraction between the negatively charged citric acid-capped Au NPs and the positively charged amino groups  $(NH_3^+)$ . Figure 1(b) shows atomic force microscopy (AFM) image of the evenly formed GO SAM film.

Figure 2(a) shows the schematics for fabricating the rGObased memory device, TFT and memory TFT. Figure 2(a), A shows the initial substrate that was a boron-doped p-type





2D

FIGURE 1: (a) TEM image of a graphene oxide (GO) sheet and the SAED pattern image (inset). (b) AFM image of graphene oxide (GO) sheets. The average height was 0.5 nm. (c). Analysis of GO Raman and XPS (top) Raman spectrum D: 1345 cm<sup>-1</sup> and G: 1587 cm<sup>-1</sup> and 2D (bottom) XPS spectrum C=C bond: 284.40 eV, C-O bond: 286.50 eV, and C=O bond 288.30 eV.





FIGURE 2: (a) Schematics for the fabrication of the-rGO based devices. (A) Rinsing the SiO<sub>2</sub> coated Si wafer. (B) Dipping the substrate into the APTES solution. (C) Dip-coating the substrate into the Au NP solution and in the GO solution and then reducing under  $H_2N_4$  vapor. (D) Dip-coating the substrate into the GO solution and then reducing under  $H_2N_4$  vapor. (E-G) Depositing the Au/Cr electrode on the rGO devices. (b) TEM image of rGO-memory device (scale bar: 5 nm) with inset graphs of Raman (left) and XPS (right) spectra of the rGO.

silicon wafer (100) coated with 10 or 300 nm thick SiO<sub>2</sub> layer (a resistivity of  $0.001 \sim 0.003 \Omega$ -cm). The Si substrate was serially washed by sonication in acetone (J. T. Baker, cMOS), 2-propanol (IPA, J. T. Baker, cMOS), and deionized (DI) water. After blowing with a N<sub>2</sub> gas gun, the substrate was dried on the hotplate at 80°C for 5 min. Figure 2(a), B shows the modification of the SiO<sub>2</sub> surface with 3-aminopropyltriethoxysilane (APTES) by dip-coating the substrate in 3% (v/v) APTES dissolved in anhydrous ethanol for 1 h. For the formation of the self-assembly of Au monolayer on the SiO<sub>2</sub> layer, a dip-coating process was adopted. The substrate was dip-coated into the citric acid-capped Au NP solution in DI water for 12 h (Figure 2(a), C). The preparation of the capped Au NPs was described in the supplementary information. Then, the substrate was immersed in the GO solution for dip-coating and undergone with a reducing process with hydrazine hydrate ( $H_2N_4$ ) at 200°C for 1 min [11, 12]. For the rGO-memory device (capacitor), a top circular electrode (500  $\mu$ m radius) made of Cr (10 nm thickness) and Au (100 nm thickness) was deposited by an e-beam evaporator (Figure 2(a), E). For the rGO-MTFT, the electrodes for source and drain were patterned at the end with  $10 \,\mu m$  width and 100  $\mu$ m length (Figure 2(a), F). The rGO-TFT was fabricated following the same procedure as above on the 300 nm thick SiO<sub>2</sub> substrate except the monolayer formation of Au NPs (Figure 2(a), D). Then, the electrodes for source and drain were deposited by an e-beam evaporator (Figure 2(a), G). Figure 2(b) shows a TEM image of rGO-MTFT device (scale bar: 5 nm) with inset graphs of Raman (left) and XPS (right) spectra of the rGO after completion of the sequential fabrication steps illustrated in Figure 2(a).

Electrical characterization methods for the rGO-capacitor, rGO-TFT, and rGO-MTFT: the memory effect of the Au NP embedded device was systematically investigated from hysteresis of capacitance-voltage (C-V), breakdown current-voltage (I-V), and retention measurement from 10 s to 100,000 s in ambient condition without any passivation or encapsulation. The retention test for the charge storage of Au NPs was measured at 1 MHz frequency. The capacitance-voltage measurement of the device was performed by an HP 4284A LCR meter at the frequency of 1 MHz (a step by 0.1 V), and the current-voltage measurement was executed by an HP 4145B semiconductor parameter analyzer (a step by 0.5 V).

#### 3. Result and Discussions

3.1. Analysis of the GO Sheets. The GO sheets were analyzed by high-resolution transmission electron microscope (HR-TEM, Tecnai G2 F30). The size of the GO sheet was between 500 nm and 1  $\mu$ m. The selected area electron diffractions (SAED) show clearly the crystalline structure of GO as shown in Figure 1(a). The GO surface was further investigated by an atomic force microscopy (AFM, Veeco D3100, USA). The surface roughness was ~1 nm as shown in the line scans, which was probably originated from the folds or wrinkles at the GO flake edge as identified in Figure 1(b). Raman spectroscopy in Figure 1(c) (top) revealed the D band at 1345 cm<sup>-1</sup> and the G band at 1587 cm<sup>-1</sup>, while the X-ray photoelectron spectroscopy (XPS) showed the typical GO peaks at 288.30 eV for C=O, 286.50 eV for C-O bond, and 284.40 eV for C-C bond as shown in Figure 1(c) (bottom) [12, 15].

3.2. Characterization of the rGO-Capacitor. Figure 2 shows the cross-sectional TEM image of the device. The layer-bylayer assembly of 5 nm Au NPs and the 1 nm thick rGO film on the SiO<sub>2</sub> (10 nm) layer was clearly shown. The rGO film was uniformly covered on the substrate due to the electrostatic interaction between the positively charged APTES surface and the negatively charged GO during the dip-coating process. The Raman spectrum of rGO shows higher G band peak at 1591 cm<sup>-1</sup>, and the XPS spectrum reveals lower C-O bond peak at 268.13 eV than those of GO (the inset of Figure 2) [12, 14].

As the first step for the behavior characterization of the active layer, we examined the semiconducting property of the rGO film, which was constructed as a charge injection layer in the rGO-capacitor. The capacitance-voltage characteristics of the rGO-capacitor device were measured at 1 MHz frequency under various voltage sweep ranges. The rGO-capacitor without the incorporation of Au NPs resulted in a near-zero hysteretic C-V curve as shown in Figure 3(a) with  $\pm 5$  V bias. In the C-V curve, the depletion area was sharply decreased from accumulation area to inversion area [16]. It implies that the interface between the rGO and the APTES layer on the SiO<sub>2</sub> surface has low contents of traps and mobile ions, which accelerated the charging phenomena. Such a sharp depletion curve in the C-V could not be obtained with a device fabricated with other organic semiconducting materials such as pentacene [22]. This discrepancy may come from fast movement of holes or electrons in the graphene.

The memory effect of Au NPs in the rGO-capacitor was examined from the hysteresis of capacitance-voltage (Figure 3(b)). Voltage bias ranged from  $\pm 1$  V to  $\pm 7$  V and the voltage sweep range was between -1.5 V and 1.5 V at 1 MHz. The increase of the voltage sweeping range from  $\pm 1$  V to  $\pm 7$  V augmented the flat-band voltage shift ( $\Delta V_{\text{FB}}$ ). The  $\Delta V_{\rm FB}$  of ±1 V sweep range was measured as 0.03 V, while the  $\Delta V_{\rm FB}$  was 0.38 V for  $\pm 7$  V sweep range. Particularly, the hysteresis loops were measured in a counterclockwise direction. These characteristics would come from a mechanism that electrons were injected and charged efficiently through the thin oxide in the depletion region of p-type Si [16, 22]. As the sweep range increased to  $\pm 7$  V, the  $\Delta V_{\rm FB}$  was shifted to negative or positive directions depending on the forward or backward sweep direction. These results indicate that the charge transport from the p-type Si and the top electrode through the rGO was efficient with a slim discrepancy [16, 17, 21].

Figure 4(a) shows the breakdown voltage  $(I_d - V_d)$  of the rGO-capacitor, which was observed at -7.51 V and 7.62 V. Thus, we have measured the C-V characteristic of the rGO-capacitor in the range of  $\pm$ 7 V. Figure 4(b) shows the capacitive charge retention characteristics of the rGO-memory device. The measurement was started by biasing -7 V for 10 s. Then, the C-V measurements were executed



FIGURE 3: (a) The C-V performance of the rGO device without Au NP incorporation at  $\pm 5$  V bias. (b) Counterclockwise C-V characteristics of the rGO-capacitor. Voltage bias was from  $\pm 1$  V to  $\pm 7$  V, and the voltage range was between -1.5 V and 1.5 V.



FIGURE 4: (a) Breakdown voltage test of the rGO-capacitor. The voltage range was from -7.51 V to 7.62 V. (b) Retention measurement of the rGO-capacitor from 10 s to 100,000 s shows almost unconverted performances.

sequentially after 0 s, 10 s, 100 s, 1,000 s, 10,000 s, and 100,000 s after the bias. The C-V curve shifted from the initial charging of Au NPs was consistent even after 100,000 s, which could not be obtained with pentacene in the organic memory device [21]. Therefore, the stored charge with the rGO could be retained for fairly long time. The  $\Delta V_{\rm FB}$  could be compared as a function of retention time. At 10 s, the  $\Delta V_{\rm FB}$  was shown as 0.22 V. However, as the retention time has passed to 100 s, 1,000 s, 10,000 s, and 100,000 s, the  $\Delta V_{\rm FB}$  was converged as 0.14 V, 0.12 V, 0.16 V, and 0.13 V, respectively. The average  $\Delta V_{\rm FB}$  value after 100 s was calculated around 0.1375 V.

3.3. Characterization of the rGO-TFT. Next, we examined the semiconducting property of the rGO active layer and a switch effect of rGO-TFT. The output  $(I_d - V_d)$  and the transfer  $(I_d - V_g)$  characteristics of the rGO-TFT were shown in Figures 5(a) and 5(b). The rGO-TFT device without Au NP embodiment shows a linear current behavior. The linear region of the  $I_d - V_g$  curve can be derived from the equation of  $(dI_d/dV_g) = (W/L)_* \mu_* C_{o*} V_d$ . The  $C_o$  is the capacitance per unit area that is given by  $C_o = \varepsilon_* \varepsilon_o / t$ , where  $\varepsilon$  (the dielectric constant for SiO<sub>2</sub>),  $\varepsilon_o$  (the electric constant), and the *t* (the thickness of the SiO<sub>2</sub> dielectric layer) are 3.9,



FIGURE 5: (a) Output  $(I_d - V_d)$  characteristics of the rGO-TFT. (b) Transfer  $(I_d - V_d)$  characteristics of the rGO-TFT.

8.854 × 10<sup>-12</sup> F m<sup>-1</sup>, and 300 nm, respectively [26]. From these values,  $C_o$  was obtained as 11.5 nF/cm<sup>2</sup> and  $V_d = -20$  V. Thus, hole mobility was determined as  $\mu_h = 22.887$  cm<sup>2</sup>/V·s after program bias. Interestingly, the rGO-TFT has shown the p-channel instead of n-channel characteristics [8, 9, 14, 17, 18]. In addition, the hole mobility in Figure 5(b) was higher than the mobility (3.5 cm<sup>2</sup>/V·s) of single-layered rGO-TFT [8]. Main reason for the high mobility was believed that a moderate temperature (200°C) of H<sub>2</sub>N<sub>4</sub> reduction was efficient for the active layer reduction instead of high reduction temperature (1000°C) with H<sub>2</sub> along with solution-phased H<sub>2</sub>N<sub>4</sub> reduction of GO [8].

3.4. Characterization of the rGO-MTFT. Finally, we demonstrated the memory effect and switch characteristics of rGO-MTFT. Figure 6(a) shows the  $I_d$ - $V_d$  relationship of the rGO-MTFT, and Figure 6(b) displays the  $I_d$ - $V_g$  graph of the rGO-MTFT with +40 V program and -40 V erase bias.

The first threshold voltage ( $\Delta V_{\text{th}}$ ) shifts approximately 7.84 V between the initial and the program bias. The program and reprogram biases did not produce significant differences in the output characteristics (Figure 6(b)). The window memory of  $\Delta V_{\text{th}}$  between the program and reprogram was measured as 5.74 V. From these results, the hole mobility of  $\mu_h = 22.887$  cm<sup>2</sup>/V·s was measured with the rGO-MTFT, which was counter-intuitive to have an enhanced mobility with the Au NPs embedding compared to rGO-TFT's mobility as shown in Figure 5(a) [19]. It has been reported that the enhanced mobility or reduced resistivity of single-layered graphene could be attainable with iron oxide NP (~14 nm) physisorption due to a drastic shift of Dirac point of graphene [19].

Moreover, such a high mobility in the rGO-MTFT indicates that the carrier trapping in the rGO channel was minimized, and the charging phenomena were taken placed solely on the Au NPs [17, 18].

FIGURE 6: (a) Output  $(I_d - V_d)$  characteristics of the rGO-MTFT. (b) Transfer  $(I_{dl} - V_g)$  characteristics of the rGO-MTFT with +40 V program or reprogram bias and -40 V erase bias.

#### 4. Conclusion

In this study, we fabricated and characterized the nonvolatile memory performances of the rGO-capacitor, the rGO-TFT, and the rGO-MTFT. Au NPs were adopted as charging elements in nonvolatile memory devices in the structure of MGIS. Even though the multiple rGO nanosheets were patterned on a substantially large channel area, no adverse effect derived from discontinuity in the rGO film was detected. While memory effect of the rGO-capacitor was small, the retention characteristics were consistent. The hole mobility of the rGO-TFT was  $\mu_h = 16.479 \text{ cm}^2/\text{V} \cdot \text{s}$  with a p-channel property. The rGO-MTFT shows  $\mu_h = 22.887 \text{ cm}^2/\text{V} \cdot \text{s}$  with a threshold voltage ( $\Delta V_{\rm th}$ ) shift approximately 7.84 V with the program/erase biases. This is the highest mobility in the reduced graphene oxide- (rGO-) based TFTs embedded with Au NPs. The Au NPs served as efficient charge storage elements in the MTFT. Program and reprogram biases did not produce significant differences in the output performance. The window memory of the threshold voltage shift was 5.74 V. These results can contribute to the development of an entirely organic or plastic electronics used for fast memory devices or biosensor applications.

## Data Availability

All data included in this study are available upon request by contact with the corresponding author.

# **Conflicts of Interest**

The authors declare that they have no conflicts of interest.

## Acknowledgments

This work was supported by the Engineering Research Center of Excellence Program of Korea Ministry of Science, ICT & Future Planning (MSIP)/National Research Foundation of Korea (NRF) (2014R1A5A1009799) and National Research Foundation of Korea (NRF), Korea government (MSIT) (2020R1A2C1003960 and 2020R1F1A1073708). This work was also funded by a grant from Kyung Hee University in 2017 (KHU-20170710).

#### References

- A. K. Geim and K. S. Novoselov, "The rise of graphene," Nature Materials, vol. 6, no. 3, pp. 183–191, 2007.
- [2] K. S. Novoselov, A. K. Geim, S. V. Morozov et al., "Twodimensional gas of massless Dirac fermions in graphene," *Nature*, vol. 438, no. 7065, pp. 197–200, 2005.
- [3] H. Karimi-Maleh, M. Shafieizadeh, M. A. Taher et al., "The role of magnetite/graphene oxide nano-composite as a highefficiency adsorbent for removal of phenazopyridine residues from water samples, an experimental/theoretical investigation," *Journal of Molecular Liquids*, vol. 298, article 112040, 2020.
- [4] H. Karimi-Maleh and O. A. Arotiba, "Simultaneous determination of cholesterol, ascorbic acid and uric acid as three essential biological compounds at a carbon paste electrode modified with copper oxide decorated reduced graphene oxide nanocomposite and ionic liquid," *Journal of Colloid and Interface Science*, vol. 560, pp. 208–212, 2020.
- [5] H. M. Wang, Y. H. Wu, C. X. Cong, J. Z. Shang, and T. Yu, "Hysteresis of electronic transport in graphene transistors," *ACS Nano*, vol. 4, no. 12, pp. 7221–7228, 2010.
- [6] J. Bai, X. Zhong, S. Jiang, Y. Huang, and X. F. Duan, "Graphene nanomesh," *Nature Nanotechnology*, vol. 5, no. 3, pp. 190–194, 2010.



- [7] H. X. Chang, Z. H. Sun, Q. H. Yuan et al., "Thin film fieldeffect phototransistors from bandgap-tunable, solution-processed, few-layer reduced graphene oxide films," *Advanced Materials*, vol. 22, no. 43, pp. 4872–4876, 2010.
- [8] X. C. Dong, C. Y. Su, W. J. Zhang et al., "Ultra-large singlelayer graphene obtained from solution chemical reduction and its electrical properties," *Physical Chemistry Chemical Physics*, vol. 12, no. 9, pp. 2164–2169, 2010.
- [9] T. Kobayashi, N. Kimura, J. B. Chi, S. Hirata, and D. Hobara, "Channel-length-dependent field-effect mobility and carrier concentration of reduced graphene oxide thin-film transistors," *Small*, vol. 6, no. 11, pp. 1210–1215, 2010.
- [10] X. M. Wang, W. G. Xie, J. Du, C. L. Wang, N. Zhao, and J. B. Xu, "Graphene/metal contacts: bistable states and novel memory devices," *Advanced Materials*, vol. 24, no. 19, pp. 2614–2619, 2012.
- [11] H. Y. Jeong, J. Y. Kim, J. W. Kim et al., "Graphene oxide thin films for flexible nonvolatile memory applications," *Nano Letters*, vol. 10, no. 11, pp. 4381–4386, 2010.
- [12] D. I. Son, T. W. Kim, J. H. Shim et al., "Flexible organic bistable devices based on graphene embedded in an insulating poly(methyl methacrylate) polymer layer," *Nano Letters*, vol. 10, no. 7, pp. 2441–2447, 2010.
- [13] T. W. Kim, Y. Gao, O. Acton et al., "Graphene oxide nanosheets based organic field effect transistor for nonvolatile memory applications," *Applied Physics Letters*, vol. 97, no. 2, article 023310, 2010.
- [14] S. K. Lee, H. Y. Jang, S. Jang et al., "All graphene-based thin film transistors on flexible plastic substrates," *Nano Letters*, vol. 12, no. 7, pp. 3472–3476, 2012.
- [15] P. Cui, S. Seo, J. Lee et al., "Nonvolatile memory device using gold nanoparticles covalently bound to reduced graphene oxide," ACS Nano, vol. 5, no. 9, pp. 6826–6833, 2011.
- [16] A. J. Hong, E. B. Song, H. S. Yu et al., "Graphene flash memory," ACS Nano, vol. 5, no. 10, pp. 7812–7817, 2011.
- [17] S. Myung, J. Park, H. Lee, K. S. Kim, and S. Hong, "Ambipolar memory devices based on reduced graphene oxide and nanoparticles," *Advanced Materials*, vol. 22, no. 18, pp. 2045– 2049, 2010.
- [18] S. T. Han, Y. Zhou, C. D. Wang, L. F. He, W. J. Zhang, and V. A. L. Roy, "Layer-by-layer-assembled reduced graphene oxide/gold nanoparticle hybrid double-floating-gate structure for low-voltage flexible flash memory," *Advanced Materials*, vol. 25, no. 6, pp. 872–877, 2013.
- [19] D. Wang, X. Liu, L. He, Y. Yin, D. Wu, and J. Chi, "Manipulating graphene mobility and charge neutral point with ligandbound nanoparticles as charge reservoir," *Nano Letters*, vol. 10, no. 12, pp. 4989–4993, 2010.
- [20] S. Wang, J. Pu, D. S. H. Chan, B. J. Cho, and K. P. Loh, "Wide memory window in graphene oxide charge storage nodes," *Applied Physics Letters*, vol. 96, no. 14, p. 143109, 2010.
- [21] Y.-H. Kim, E. Y. Lee, H. H. Lee, and T. S. Seo, "Characteristics of Reduced Graphene Oxide Quantum Dots for a Flexible Memory Thin Film Transistor," ACS Applied Materials & Interfaces, vol. 9, no. 19, pp. 16375–16380, 2017.
- [22] Y. H. Kim, M. Kim, S. Oh et al., "Organic memory device with polyaniline nanoparticles embedded as charging elements," *Applied Physics Letters*, vol. 100, no. 16, article 163301, 2012.
- [23] G. Eda, Y. Y. Lin, C. Mattevi et al., "Blue photoluminescence from chemically derived graphene oxide," *Advanced Materials*, vol. 22, no. 4, pp. 505–509, 2010.

- [24] J. Baltazar, H. Sojoudi, S. A. Paniagua et al., "Facile formation of graphene P–N junctions using self-assembled monolayers," *Journal of Physical Chemistry C*, vol. 116, no. 36, pp. 19095– 19103, 2012.
- [25] D. Akinwande, N. Petrone, and J. Hone, "Two-dimensional flexible nanoelectronics," *Nature Communications*, vol. 5, no. 1, p. 5678, 2014.