

## Research Article

# Electrostatic Potential Distribution Analysis of Silicon Nanowire Field Effect Transistor with Various Channel Length

Umapathi Krishnamoorthy <sup>1</sup>, Ravi Samikannu <sup>2</sup>, Mahesh Nataraj <sup>3</sup>,  
I. Sri Phani Sushma <sup>4</sup>, Saurabh Gupta <sup>5</sup>, Sathish Kumar Shanmugam <sup>6</sup>,  
and Narasimha Rao Dasari <sup>7</sup>

<sup>1</sup>Department of Electrical and Electronics Engineering, M. Kumarasamy College of Engineering, Karur, India

<sup>2</sup>Department of Electrical Computer and Telecommunications Engineering, Faculty of Engineering and Technology, Botswana International University of Science and Technology, Private Bag -16, Palapye, Botswana

<sup>3</sup>Department of Electronics and Instrumentation Engineering, Kongu Engineering College, Perundurai, Erode, India

<sup>4</sup>Department of Mechanical Engineering, Jawaharlal Nehru Technological University Kakinada, University College of Engineering, Narasaraopet, India

<sup>5</sup>Department of Electrical and Electronics Engineering, Technocrats Institute of Technology and Science, Bhopal, India

<sup>6</sup>Department of Electrical and Electronics Engineering, M. Kumarasamy College of Engineering, Karur, Tamilnadu, India

<sup>7</sup>Department of Electrical Power Engineering, Defence University, College Of Engineering, Ethiopia

Correspondence should be addressed to Narasimha Rao Dasari; [dasari.narasimha@dec.edu.et](mailto:dasari.narasimha@dec.edu.et)

Received 12 February 2022; Revised 15 March 2022; Accepted 23 March 2022; Published 8 April 2022

Academic Editor: Samson Jerold Samuel Chelladurai

Copyright © 2022 Umapathi Krishnamoorthy et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Silicon nanowire FET plays a vital role in building of nanoscale electronic device applications. In this article, the silicon nanowire field effect model is designed with different channel lengths. By using the SiNW FET device model, various electrostatic potential distribution studies are done. This SiNW FET model is reducing the complexity in design. Two types of the device geometries are studied by changing the silicon nanowire channel length as 1000 nm and 200 nm. The 1000 nm channel provides high penetration to the active region of the nanowire FET than the 200 nm channel. This silicon nanowire FET model can apply to many nanoscale biochemical elements sensing applications.

## 1. Introduction

In nanomaterials, one-dimensional nanostructures play a great role in the detection of biochemical elements due to their excellent sensitivity at the nanoscale level. Nanowires provide high surface to volume ratio for getting great sensitivity with the conduction pathways being very small [1, 2]. So, it can cross the level of the detection limits of planar ISFETs. Due to their higher surface to volume ratio and the efficient gate filed penetration, the backgated nanowire FET shows the higher transconductance 4-10 times above the classical standard ISFETs [3]. When using ISFET for bio-

logical sensing applications, the liquid environment also works as a local gate electric field. These changes in the field vary the surface potential that produces conductance changes in the channel. Compared to the planar ISFETs, the surface potential highly influences the conduction channel of nanowires. In general, single crystalline silicon nanowires are used with p- or n-type doping in conduction channel that creates charge carriers attracted or repelled by the attached charged biological element.

In the present study, the undoped silicon nanowire is used [4, 5]. It works with the Schottky barrier FET [6, 7]. The dopant-free single crystalline silicon nanowire is free

from impurities, and it provides higher performance compared to the doped silicon nanowires.

Growing semiconductor industry is requiring faster and smaller electronics for emerging electronics applications compared to the conventional MOSFETs. The one-dimensional nanostructures have the potential to meet the requirement of this field because the scaling theory makes the nanostructures decrease in dimension in nanoscale [8–10]. The FETs made from the nanostructures such as carbon nanotube [11, 12], graphene [13], and silicon nanowires [14] provide great electronic properties for the building blocks of nanoelectronic applications. Even CNT Schottky barrier FET shows the excellent electrical characteristics [15–17]; the chirality control of the CNT and the determination of the semiconducting or metallic behaviour are still problematic for their practical application. Silicon nanowires have the advantage of natural semiconduction and can be easily integrated into industry fabrication and processing while being compared with the other nanostructures like carbon nanotubes with metallic or semiconducting properties and graphene. While comparing with the conventional MOSFET channel, the silicon nanowire itself acts as a conductive channel, connected with the source and the drain contacts. Additionally, below the substrate, the nanowire can be used as a back gate, electrically isolated by a silicon dioxide insulator.

Silicon nanowire FET has various benefits than that of the CMOS devices. Silicon nanowire is expected to have high on-currents for three reasons.

- (i) One-dimensional ballistic conduction of thin nanowires has less freedom for the carrier scattering angle [18]. Hence, its conduction would be high
- (ii) Silicon nanowire FET uses multiquantum channels for conduction. The band structures of silicon nanowires are different from those of bulk silicon conductors, and many conduction subbands appear near the lowest subband [19]. These subbands cater to the conduction as the gate voltage increases
- (iii) Multilayered nanowires can be implemented easily using Si/Ge multilayers [20–23]. This is a good production because the risk and cost of developing a new process technology get reduced

SiNW FETs take advantage of existing and developed silicon industry processing techniques and fabrications. In the engineered responses that prepare SiNWs, distinctive sizes, shapes, and dopants of SiNWs might be fully customized. Since SiNWs might be well controlled in the wire development, they have high reproducibility. In the same way, the n-/p-type semiconducting property, doping density, and charge mobility in a SiNW FET can be designed in advance. Additionally, the SiNWs provide benefits of smaller size and incorporating with the living systems or cells is simple without affecting the performance of the biological system. The intrinsic SiNW studies are very less [24–26]. Inclusive of all the studies, transport mechanism of undoped silicon nanowire Schottky barrier FETs is very few to understand.

This creates interest to study the significance of the modelling of the dopant-free silicon nanowire Schottky barrier FET and its characteristics while the channel length is decreasing. In this article, the SiNW FET device model is designed. Electrostatic potential distribution studies with the various channel lengths are examined. Channel length of 1000 nm and the 200 nm silicon nanowire channels are used. This Silicon nanowire FET model is very important to determine the electrochemical properties of biosensors.

## 2. Device Model of Silicon Nanowire FET

The structure of silicon nanowire FET device follows generally three electrode system which consists of silicon nanowire channel placed in between drain and source electrode on a silicon dioxide ( $\text{SiO}_2$ ) insulating substrate. The bottom silicon layer acts as the back gate, and it is split by insulating layer of  $\text{SiO}_2$ . With the change of small signal in gate field, there is a large variation in the conducting current in which the signal is amplified by the FET. Schottky barrier stands for the energy barrier between the band edge of the semiconducting material and the fermi energy of the metal. Its height is determined from the work function of the metal electrode. The Schottky interfaces considered in the study are nickel-silicide which can be designed by adding the Ni into the silicon nanowire. The undoped silicon nanowire FET shows p-type characteristics. Since they have different band bending properties based on the gate voltage, the Schottky contacts determine the type of the carrier.

Figure 1(a) represents 3-D device geometry, and Figure 2(b) represents the side view of the silicon nanowire FET device model which consists of conducting channel of silicon nanowire, and both the ends have the nickel-silicide ( $\text{NiSi}_2$ ) contacts for the source and the drain contacts. The dimensions of the model for the source  $V_s$ , drain  $V_d$  contacts, length of the silicon nanowire channel, the thickness of the  $\text{SiO}_2$  layer, and diameter of the nanowire are shown in Figures 1(a) and 1(b). The channel length of the semiconducting silicon nanowire is 1000 nm, and the diameter is 20 nm. Likewise, the length of the source and the drain contacts are 100 nm. The top of the layer is surrounding the air environment. Further, the thickness of the gate oxide insulator and the air environment are set to 300 nm and 100 nm, respectively. Gate, source, and drain electric potentials are applied to the respective contacts. The relative permittivity of the  $\text{SiO}_2$  is 4.2, and that of silicon nanowire is 11.9.

## 3. Results and Discussions

*3.1. Analysis of Electrostatic Potential in Silicon Nanowire FET.* The Poisson equation indicates the relations between the electric potential and charge density. The electric field is produced with the divergence of the electric potential by solving the Poisson equation with the given boundary conditions and the surface charge distributions as given in

$$\nabla^2 V(r) = -\frac{\rho(r)}{\epsilon_0 \epsilon_r}, \quad (1)$$




FIGURE 1: (a) 3-D geometry of the silicon nanowire FET. (b) 2-D side view of silicon nanowire FET.




FIGURE 2: Electrostatic potential distribution for gate voltage  $0\ \text{V}$  and drain to source voltage  $V_{ds} = 0.5\ \text{V}$ .

where  $\nabla$  is the divergence operator,  $V(r)$  is the 3-D electric potential along the silicon nanowire axis,  $\rho(r)$  is the charge density, and  $\epsilon_0$  and  $\epsilon_r$  are permittivity of vacuum and relative permittivity or dielectric constant, respectively. After solving the Poisson equation with the use of finite element method from the 3-D electric potential, the 1-D electrostatic potential is taken along the silicon nanowire axis. Various boundary potentials are applied to the source, drain, and gate contacts, and the results are given in Figure 2. The finite element mesh of tetrahedral formulation for the model developed is generated automatically using the software. The electrostatic study starts with initially giving the electric potential from the drain to source voltage. Figure 2 shows

the electrostatic potential distribution of the drain to source voltage  $V_{ds} = 0.5\ \text{V}$  and gate voltage  $V_g = 0\ \text{V}$ . The legend scale shows the applied potential variations for the corresponding colour changes.

**3.2. Analysis of Electrostatic Potential on 1000 nm Channel SiNW FET.** The one-dimensional electrostatic potential distribution of the silicon nanowire FET 1000 nm silicon nanowire channel is shown in Figure 3(a). The electric potential distributions at the gate voltage  $V_g = 10\ \text{V}$  and drain source voltage  $V_{ds} = 0.5\ \text{V}$  are applied. Electrostatic potential distribution for various gate voltages and the drain to source voltage for  $V_{ds} = 0.5\ \text{V}$  and  $V_{ds} = 0\ \text{V}$  is shown in Figure 3(b))




FIGURE 3: (a) Electrostatic potential distribution for the channel length of 1000 nm, gate voltage of  $V_g = 10$  V, and drain to source voltage of  $V_{ds} = 0.5$  V. (b) Representation of 1-D electrostatic potential along the 1000 nm silicon nanowire axis with  $V_g = -10$  to 10 V and  $V_{ds} = 0.5$  V.

The electrostatic potential distribution is measured along the silicon nanowire channel axis with the drain to source contacts. The gate voltage is varied from -10 V to 10 V. The one-dimensional electrostatic potentials along the silicon nanowire channel axis with various gate voltage values enable the calculation of the current through the channel of the device.

In the present model, the ballistic charge transport transmission is assumed by the silicon nanowire channel. This

assumption can be accepted in the dopant-free channel if the length is equal to or less than  $1 \mu\text{m}$  [6].

**3.3. Analysis of Electrostatic Potential on 200 nm Channel SiNW FET.** The one-dimensional electrostatic potential distribution of the silicon nanowire FET of the 200 nm silicon nanowire channel is shown in Figures 4(a) and 4(b). Figure 4(a) shows the electric potential distribution at the gate voltage of  $V_g = 10$  V with drain source voltage of  $V_{ds}$




FIGURE 4: (a) Electrostatic potential distribution for the channel length of 200 nm, gate voltage of  $V_g = 10$  V, and drain to source voltage of  $V_{ds} = 0.5$  V. (b) Representation of 1-D electrostatic potential along the 200 nm silicon nanowire axis with  $V_g = -10$  to 10 V and  $V_d = 0.5$  V.

= 0.5 V. One-dimensional electrostatic potential distribution for the different gate voltage is shown in Figure 4(c). The electrostatic potential distribution is measured along the silicon nanowire channel axis with the drain to source contacts. The gate voltage is varied from -10 V to 10 V.

From the results of electrostatic potential analysis between 1000 nm and 200 nm silicon nanowire channels in the nanowire FETs, the 1000 nm silicon nanowire channel electric potential drop is higher than the 200 nm channel. From the results of Figure 3(b) and Figure 4(b)) the applied gate voltage highly penetrates to the active region of the 1000 nm nanowire channel, and in the 200 nm nanowire channel, the applied gate voltage cannot penetrate efficiently into the active region due to the short length of the nanowire. Thus, the gate control on the 200 nm silicon nanowire

channel is highly weakened. From the studies, it can be understood that if the devices are shorter than 200 nm of the gate coupling to the contacts, the active region gets practically vanished.

#### 4. Conclusion

Silicon nanowire FET provides the promising platform for building nanoscale electronic devices for biosensing applications. In this work, the silicon nanowire FET model is developed. Various electrostatic potential distribution studies are done using the Si nanowire FET. This model is promising in the complication design reduction. Two types of the device geometries are studied by changing the silicon nanowire channel length as 1000 nm and 200 nm. The 1000 nm

channel provides high penetration to the active region of the nanowire FET than the 200 nm channel. In the future, this silicon nanowire FET model and the device fabrication can be applied to determine the electrochemical properties of biosensors.

## Data Availability

The data used to support the findings of this study are included within the article.

## Conflicts of Interest

On behalf of all authors, the corresponding author states that there is no conflict of interest. This study was performed as a part of the Employment of Authors.

## References

- [1] D. Nozaki, J. Kunstmann, F. Zorgebel, W. M. Weber, T. Mikolajick, and G. Cuniberti, "Multiscale modeling of nanowire-based Schottky-barrier field-effect transistors for sensor applications," *Nanotechnology*, vol. 22, no. 32, pp. 325703–325708, 2011.
- [2] L. Mu, Y. E. Chang, S. D. Sawtelle, M. Wipf, X. Duan, and M. A. Reed, "Silicon nanowire field-effect transistors—a versatile class of potentiometric nanobiosensors," *IEEE Access*, vol. 3, pp. 287–302, 2015.
- [3] M. Meyyappan and M. K. Sunkara, *Inorganic Nanowires: Applications*, CRC Press, Florida, Properties and Characterization, 2009.
- [4] Y. Cui and C. M. Lieber, "Functional nanoscale electronic devices assembled using silicon nanowire building blocks," *Science*, vol. 291, no. 5505, pp. 851–853, 2001.
- [5] M. R. Ghosh, X. T. Vu, S. Gilles, D. Mayer, A. Offenhausser, and S. Ingebrandt, "Impedimetric detection of covalently attached biomolecules on field-effect transistors," *Physica status solidi*, vol. 206, no. 3, pp. 417–425, 2009.
- [6] W. M. Weber, L. Geelhaar, A. P. Graham et al., "Silicon-nanowire transistors with intruded nickel-silicide contacts," *Nano Letters*, vol. 6, no. 12, pp. 2660–2666, 2006.
- [7] S. Pregl, W. M. Weber, D. Nozaki et al., "Parallel arrays of Schottky barrier nanowire field effect transistors: nanoscopic effects for macroscopic current output," *Nano Research*, vol. 6, no. 6, pp. 381–388, 2013.
- [8] G. E. Moore, "Cramming more components onto integrated circuits," *Electronics*, vol. 38, no. 8, pp. 114–117, 1965.
- [9] S. E. Thompson, R. S. Chau, T. Ghani, K. Mistry, S. Tyagi, and M. T. Bohr, "In search of forever, continued transistor scaling one new material at a time," *IEEE Transactions on Semiconductor Manufacturing*, vol. 18, no. 1, pp. 26–36, 2005.
- [10] D. J. Frank, Y. Taur, and H. S. Wong, "Generalized scale length for two-dimensional effects in MOSFETs," *IEEE Electron Device Letters*, vol. 19, no. 10, pp. 385–387, 1998.
- [11] S. J. Tans, A. R. Verschueren, and C. Dekker, "Room-temperature transistor based on a single carbon nanotube," *Nature*, vol. 393, no. 6680, pp. 49–52, 1998.
- [12] V. Derycke, R. Martel, J. Appenzeller, and P. Avouris, "Carbon nanotube inter- and intramolecular logic gates," *Nano Letters*, vol. 1, no. 9, pp. 453–456, 2001.
- [13] F. Schwierz, "Graphene transistors," *Nature Nanotechnology*, vol. 5, no. 7, pp. 487–496, 2010.
- [14] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High performance silicon nanowire field effect transistors," *Nano Letters*, vol. 3, no. 2, pp. 149–152, 2003.
- [15] A. Javey, J. Guo, Q. Wang, M. Lundstrom, and H. Dai, "Ballistic carbon nanotube field-effect transistors," *Nature*, vol. 424, no. 6949, pp. 654–657, 2003.
- [16] R. Seidel, A. P. Graham, E. Unger et al., "High-current nanotube transistors," *Nano Letters*, vol. 4, no. 5, pp. 831–834, 2004.
- [17] R. V. Seidel, A. P. Graham, J. Kretz et al., "Sub-20 nm short channel carbon nanotube transistors," *Nano Letters*, vol. 5, no. 1, pp. 147–150, 2005.
- [18] H. Sakaki, "Scattering suppression and high-mobility effect of size-quantized electrons in ultrafine semiconductor wire structures," *Japanese Journal of Applied Physics*, vol. 19, no. 12, pp. L735–L738, 1980.
- [19] T. Ohno, K. Shiraishi, and T. Ogawa, "Intrinsic origin of visible light emission from silicon quantum wires: electronic structure and geometrically restricted exciton," *Physical Review Letters*, vol. 69, no. 16, pp. 2400–2403, 1992.
- [20] N. Singh, F. Y. Lim, W. W. Fang et al., "Ultra-narrow silicon nanowire gate-all-around CMOS devices: impact of diameter, channel-orientation and low temperature on device performance," in *International Electron Devices Meeting*, pp. 1–4, San Francisco, CA, USA, 2006.
- [21] T. Ernst, C. Dupre, C. Isheden et al., "Novel 3D integration process for highly scalable nano-beam stacked-channels GAA (NBG) FinFETs with HfO<sub>2</sub>/TiN gate stack," in *International Electron Devices Meeting*, pp. 1–4, San Francisco, CA, USA, 2006.
- [22] T. Ernst, L. Duraffourg, C. Dupre et al., "Novel Si-based nanowire devices will they serve ultimate MOSFETs scaling or ultimate hybrid integration," in *International Electron Devices Meeting*, pp. 1–4, San Francisco, CA, USA, 2008.
- [23] K. Tachi, M. Casse, D. Jang et al., "Relationship between mobility and high-k interface properties in advanced Si and SiGe nanowires," in *International Electron Devices Meeting*, pp. 1–4, Baltimore, MD, USA, 2009.
- [24] Y. Cui, X. Duan, J. Hu, and C. M. Lieber, "Doping and electrical transport in silicon nanowires," *The Journal of Physical Chemistry B*, vol. 104, no. 22, pp. 5213–5216, 2000.
- [25] W. Lu, J. Xiang, B. P. Timko, Y. Wu, and C. M. Lieber, "One-dimensional hole gas in germanium/silicon nanowire heterostructures," *Proceedings of the National Academy of Sciences*, vol. 102, no. 29, pp. 10046–10051, 2005.
- [26] H. R. Byon and H. C. Choi, "Network single-walled carbon nanotube-field effect transistors (SWNT-FETs) with increased Schottky contact area for highly sensitive biosensor applications," *Journal of the American Chemical Society*, vol. 128, no. 7, pp. 2188–2189, 2006.