

Research Article

Virtual Space Vector Pulse Width Modulation for Asymmetric *T*-Type Neutral Point Clamped 3-Level Inverter

Nam Xuan Doan (D^{1,2} and Nho Van Nguyen (D^{1,2}

¹Ho Chi Minh City University of Technology (HCMUT), Ho Chi Minh City, Vietnam ²Vietnam National University-Ho Chi Minh City (VNU-HCM), Ho Chi Minh City, Vietnam

Correspondence should be addressed to Nho Van Nguyen; nvnho@hcmut.edu.vn

Received 21 June 2021; Revised 21 October 2021; Accepted 5 November 2021; Published 7 December 2021

Academic Editor: Jonathan Mayo Maldonado

Copyright © 2021 Nam Xuan Doan and Nho Van Nguyen. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

This paper proposes a novel 3-phase asymmetric 3-level *T*-type NPC inverter and studies its PWM performance using a virtual space vector pulse width modulation control strategy. Firstly, the mathematical model and characteristics of this economical topology are described. Then, a virtual space vector approach is proposed to build a space vector diagram for designing SVPWM control. Similar to the conventional 3-level NPC inverter, the asymmetric inverter can also work with the neutral point voltage self-balancing in a fundamental period, which enables employment of this topology in various applications. Finally, simulation and experiment results under different load conditions have shown good output performance of the asymmetric 3-level topology. Similar tests are also performed on both conventional 2-level and 3-level inverters for comparison. For an almost similar number of different voltage vectors in the space vector diagram, the asymmetric 3-level topology can compete with conventional 3-level inverters for low-cost applications. The obvious benefit of the asymmetric 3-level inverter is a smaller number of switches devices while it can achieve output performance similar to that of the conventional 3-level. The comparative investigation also shows that the total loss given by SVPWM for the asymmetric 3-level configuration is lower than that of the traditional 3-level inverter.

1. Introduction

Three-level converters have been widely used in industrial applications, which includes high-power motor drivers [1], grid connection for renewable energy systems [2, 9], and electric vehicles [3]. In particular, in high-power and medium-voltage applications, it has outstanding advantages compared with 2-level converters, such as better total harmonic distortion (THD), lower switching losses, and reduced voltage stress dv/dt across the power devices [4–6]. These most common topologies are neutral point clamped (NPC), flying capacitor (FC), and cascaded H-bridge (CHB) types. In fact, NPC converters are being widely used. Among them, the *T*-type NPC was shown to be more efficient than the traditional NPC up to the medium switching frequency range [7–13]. This topology does not use clamping diodes,

and the number of power switches is the same as the NPC converters.

For overall good performances in relation to loss distribution, high efficiency compared with conventional 3L-NPC, *T*-type NPC legs have been commercialized by many manufacturers such as Semikron, Infineon, Mitsubishi, and Fuji [14, 15]. Many modified T-NPC structures have been introduced to satisfy different purposes. For example, an advanced *T*-NPC (AT-NPC) structure using a reverse blocking IGBT (RB-IGBT) instead of two conventional IGBTs at the T-leg connected to the neutral point has been studied [16–18]. This structure reduces the conduction voltage drop and related device loss when the neutral point is connected to outputs. Another topology named combined AT-NPC and quasi-Z source impedance converter presents an attractive and economic solution for renewable energy applications with low DC input voltage [19]. Recently, numerous research studies on utilizing wide band gap devices for *T*-type converters also draw much intention from researchers [20, 21]. One of the major trends in modern power converters is to design higher multilevel converters for highpower and high-voltage applications. Because there are no topologies from NPC, FLC and cascaded inverters can meet various demands in practice and many hybrid multilevel topologies were designed and shown as good solutions for industry. For this aim, several five-level hybrid *T*-type NPC inverters were presented in the recent literature [22–25].

Although 3-level NPC inverters have many advantages compared with 2-level inverters, as mentioned above, they have some disadvantages, such as an increased system volume, higher cost, and reduced reliability due to more switches. Many recent studies focus on developing reduced switched topologies [26–32] to improve system reliability, reducing size and cost. In [26–29], the diode NPC 3-level 2-leg topology was proposed in which the required number of switches is reduced from 12 IGBTs and 6 diodes to 8 IGBTs and 4 diodes. A similar structure for the *T*-type has been proposed to eliminate the diodes [32]. These topologies only need two legs for a three-phase 3-level inverter, so the number of components is reduced by one-third, as shown in Figure 1(a). However, a drawback is that the linear output voltage is limited to half, as shown in Figure 1(b).

This paper proposes a so-called asymmetric 3-level *T*type NPC inverter by adding a half-bridge leg to the 2-leg 3level NPC inverter. This new configuration, as shown in Figure 2, enables twice the output voltage range compared with Figure 1. In order to evaluate and compare the PWM performance of the novel topology with conventional 2-level and 3-level inverters, virtual space vectors and the related virtual space vector pulse width modulation (VSVPWM) control will be proposed and designed. Simulations and experiments are performed to demonstrate the effectiveness and feasibility of the asymmetric *T*-type NPC 3-level inverter.

2. Circuit Analysis and Mathematical Model

The asymmetric inverter topology is illustrated in Figure 2. The phase leg *B* is a half-bridge; phases *A* and *C* are 3-level *T*-type legs. The DC-bus voltage is supplied via two DC-link capacitors (c_1, c_2) in series. Three-phase load R-L is connected to the output terminals of the converter.

Under the condition of balanced DC-link capacitor voltages, the voltage from the output terminal to the negative of the DC-bus can be expressed as follows:

$$v_{XN} = S_X \frac{V_{\rm dc}}{2},\tag{1}$$

where $X \in \{A, B, C\}$ and S_X is the switching state and defined in terms of the IGBT states per phase legs. For 3-level leg phases A and C, S_X can be 0, 1, and 2. For 2-level leg phase B, S_X can be 0, 2. The switching states of the three phases A, B, and C are described in Table 1. The Clarke formula transforms the voltage vector in the *abc* to $\alpha\beta$ coordinate system as follows:

$$\vec{V}_{k} = \frac{2}{3} \left(v_{AN} + e^{j2\pi/3} v_{BN} + e^{j4\pi/3} v_{CN} \right), \tag{2}$$

where \vec{V}_k is the output voltage vector of the inverter in the $\alpha\beta$ coordinate system and k is denoted as the vector index.

The converter generates 18 voltage vectors, including 2 redundant zero voltage vectors (ZV), 6 small voltage vectors (SV), 4 medium-voltage vectors (MV), and 6 large voltage vectors (LV) illustrated in Figure 3. Compared with 7 and 19 difference vectors used in 2-level and 3-level NPC inverters, respectively, the number of difference vectors in the asymmetric NPC is 17, nearly identical to the NPC. So, it is expected that the performance of the asymmetric PWM control will be as good as the 3-level NPC inverter.

Form (1), the line voltage between two terminal legs is rewritten and deduced as follows:

$$\begin{cases} v_{AB} = v_{AN} - v_{BN} = \frac{1}{2} V_{dc} (S_A - S_B), \\ v_{BC} = v_{BN} - v_{CN} = \frac{1}{2} V_{dc} (S_B - S_C), \\ v_{CA} = v_{CN} - v_{AN} = \frac{1}{2} V_{dc} (S_C - S_A). \end{cases}$$
(3)

With the switching state S_x as defined in Table 1, applying the above analysis for the 2-level and 3-level conventional converters, the specific characteristics of each type are compared with the asymmetric configuration reported in Table 2. The asymmetric converter generates line voltages at 5 voltage levels $\pm V_{dc}$, $\pm (1/2)V_{dc}$, and 0, similar to traditional 3-level converters.

3. Virtual SVPWM for Asymmetric Inverter

The reference voltage vector \vec{V}_{ref} can be synthesized in relation with the switching states S_X on the phase legs, with $X \in \{A, B, C\}$, as follows:

$$\vec{V}_{\rm ref} = \left(S_A + S_B e^{j2\pi/3} + S_C e^{j4\pi/3}\right) \frac{V_{\rm dc}}{3}.$$
 (4)

We define $V_{(1)max}$ as the maximum amplitude of the reference vector in the linear modulation range, corresponding to the radius of the largest circle inscribed in the hexagon. The modulation index is defined as follows:

$$m_a = \frac{V_{(1)\max}}{(V_{\rm dc}/\sqrt{3})}.$$
 (5)

It can be seen that the maximum amplitude of $V_{(1)\text{max}} = V_{\text{dc}}/\sqrt{3}$, and asymmetric 3-level achieves the same maximum voltage as traditional symmetric configurations.

The space vector diagram of the asymmetric inverter in Figure 3 lacks two medium-voltage vectors, \vec{V}_{210} and \vec{V}_{012} ,



FIGURE 1: Structure of the two legs *T*-type 3-level inverter: (a) the topology of the two legs *T*-type 3-level inverter; (b) space vector diagram of the two legs *T*-type 3-level inverter.



FIGURE 2: Structure of the asymmetric inverter.

TABLE 1: Switching states and output voltages of the asymmetric inverter.

	ohase X v		For phase B						
Switching state		Devic	e state		Output voltage	Switching state	Devic	e state	Output voltage
S_X	S_{X1}	S_{X2}	S_{X3}	S_{X4}	v_{XN}	S_B	S_{B1}	S_{B2}	v_{BN}
2	1	1	0	0	V_{dc}	2	1	0	V _{dc}
1	0	1	1	0	$(1/2)V_{\rm dc}$	_	_	_	_
0	0	0	1	1	0	0	0	1	0

in sectors I and IV, respectively. To apply the SVPWM technique of the traditional 3-level into asymmetric topology, two virtual vectors are proposed and added to the space vector diagram as illustrated in Figure 4, defined as follows:

$$\begin{cases} \vec{V}_{210}^{\text{vir}} = \frac{1}{2} \vec{V}_{200} + \frac{1}{2} \vec{V}_{220}, \\ \vec{V}_{012}^{\text{vir}} = \frac{1}{2} \vec{V}_{002} + \frac{1}{2} \vec{V}_{022}. \end{cases}$$
(6)

3.1. Identify Region of Sectors. As in Figure 4, each sector is divided into 4 regions numbered 1 to 4. The SVPWM technique for \vec{V}_{ref} will be solved for sector I, and these results will be properly deduced for other sectors.

The reference voltage vector synthesized by the three nearest voltage vectors, which are determined through the region where the reference vector is located, is as follows [33]:

$$\begin{cases} d_1 = m_a \sin\left(\frac{\pi}{3} - \theta_I\right), \\ d_2 = m_a \sin\left(\theta_I\right). \end{cases}$$
(7)

The region identification is related to d_1 and d_2 as follows:

If $(d_1 + d_2) \le 0.5$, then region 1 If $d_1 > 0.5$, then region 3 I $d_2 > 0.5$, then region 4 Else region 2

The remaining sectors will be converted to sector I. Therefore, the reference vector will be calibrated so that the modified angle θ_I falls between 0 and $\pi/3$, that is,

$$\theta_I = \theta_k - (k-1)\frac{\pi}{3},\tag{8}$$

where k = 2, ..., 6 for sectors II, ..., VI, respectively.



FIGURE 3: Space vector diagram of asymmetric T-type 3-level NPC inverter.

3.2. Duty Cycle Calculation. The duty cycle for the voltage vector at the vertices of the triangle where the reference vector is placed essentially represents the dwell time of the selected switching states during the sampling interval T_s . For example, the reference vector in region 3 of sector I, as shown in Figure 5, is synthesized by voltage vectors \vec{V}_{100} , $\vec{V}_{210}^{\rm vir}$, and \vec{V}_{200} over a sampling period, defined by the following.

$$\begin{cases} d_a \vec{V}_{100} + d_b \vec{V}_{210}^{\text{vir}} + d_c \vec{V}_{200} = \vec{V}_{\text{ref}}, \\ d_a + d_b + d_c = 1, \end{cases}$$
(9)

where d_a , d_b , and d_c are the duty ratios for the vectors \vec{V}_{100} , $\vec{V}_{210}^{\text{vir}}$, and \vec{V}_{200} , respectively.

Substituting the values of the voltage vectors into (9) and separating the real and imaginary parts give

$$\begin{vmatrix} \frac{1}{3} V_{dc} & \frac{1}{2} V_{dc} & \frac{2}{3} V_{dc} \\ 0 & \frac{1}{2\sqrt{3}} V_{dc} & 0 \\ 1 & 1 & 1 \end{vmatrix} \begin{vmatrix} d_a \\ d_b \\ d_c \end{vmatrix} = \begin{vmatrix} V_r \cos(\theta_I) \\ V_r \sin(\theta_I) \\ 1 \end{vmatrix}.$$
 (10)

Solving (10), the results are as follows:

$$\begin{vmatrix} d_a \\ d_b \\ d_c \end{vmatrix} = \begin{vmatrix} 2 - 2(d_1 + d_2) \\ 2d_2 \\ 2d_1 - 1 \end{vmatrix},$$
 (11)

where d_1 and d_2 are defined as in (7).

Calculating similarly for the remaining regions, the relationship between the \overrightarrow{V}_{ref} location and duty factors is summarized in Table 3.

In regions 2, 3, and 4 of sectors I and IV, the reference voltage vector is synthesized with the participation of the virtual vector. For example, \vec{V}_{ref} in region 3 of sector I is synthesized by 3 voltage vectors \vec{V}_{100} , \vec{V}_{200} , and \vec{V}_{210}^{vir} with duty coefficients d_a , d_c , and d_b , respectively, in which \vec{V}_{210}^{vir} is performed by \vec{V}_{200} and \vec{V}_{220} , as defined in (6), with duty $d_b/2$ for each. The duty factors for available vectors \vec{V}_{100} , \vec{V}_{220} , and \vec{V}_{200} are adjusted to d_a , $d_b/2$, and $((d_b/2) + d_c)$, rewritten as $2 - 2(d_1 + d_2)$, d_2 , and $2d_1 + d_2 - 1$, respectively. All the adjusted duty coefficients of the voltage vectors of sectors I and IV are detailed in Table 4.

3.3. Switching Sequence. After calculating the duty for the selected voltage vectors to synthesize into the reference vector, the next step is to arrange the switching sequence. In this section, the switching frequency according to required criteria is as follows. ① The transition between switching states involves only two switches in the same phase leg. It is satisfied if there is no switching from state 0 to state 2 or vice versa in phase leg A and C. ② When the reference vector \vec{V}_{ref} moves from one sector (or region) to the next, the transition requires no or a minimum number of switching. ③ The switching sequence is arranged in a half-wave symmetrical pattern to eliminate even-order harmonics on the output line voltages.

For example, \overrightarrow{V}_{ref} is located in region 2 of sector I. A typical seven-segment switching sequence and output line-voltage waveforms are presented in Figure 6(a). It can be seen that

requirement ① is satisfied. The starting and ending point is state 100, so the switching sequence in the remaining regions of sector I must also start from state 100 or 200 to satisfy requirement ②. For the requirement ③ to be also satisfied, then region 2 of sector IV must be arranged in the opposite order of sector I, as shown in Figure 6(b).

The typical switching sequence for the asymmetric *T*-type NPC inverter is shown in Figure 7.

3.4. The Self-Balancing Mechanism. The relation between the DC-link capacitor voltages (V_{c1}, V_{c2}) and DC-link capacitor currents (i_{c1}, i_{c1}) is provided as follows [34–38]:

$$\begin{cases} V_{c1} = V_{c1}^{o} + \frac{1}{C} \int_{o}^{t} i_{c1} dt, \\ V_{c2} = V_{c2}^{o} + \frac{1}{C} \int_{o}^{t} i_{c2} dt, \end{cases}$$
(12)

where V_{c1}^o and V_{c2}^o are the initial values of c_1 and c_2 capacitors and supposing their capacitance $C_1 = C_2 = C$.

Kirchhoff's current law is applied at the neutral point as follows:

$$i_{\rm NP} = i_{c1} - i_{c2}.$$
 (13)

Assuming $V_{c1}^o = V_{c2}^o$, the difference between V_{c1} and V_{c2} voltages per fundamental cycle is calculated as follows:

$$\Delta V_c = V_{c1} - V_{c2} = \frac{1}{C} \int_{0}^{2\pi} i_{\rm NP} dt.$$
(14)

When a zero or large vector is applied, as shown in Figures 8(a) and 8(d), the difference voltage ΔV_c is not affected because of $i_{\rm NP} = 0$. In contrast, small and medium vectors can contribute to the variation of ΔV_c , as shown in Figures 8(b) and 8(c), in which the polarity and magnitude of ΔV_c are determined by the load current generated by the switching state.

For the selected switching sequence, as in Figure 7, the voltage difference ΔV_c generated by the switching states at the low modulation index ($m_a \leq 0.5$) in one fundamental period is presented in Figure 9. For example, when the reference vector moves in region 1 of sector I, the switching states 100, 221, and 222 are applied to synthesize the reference vector. The voltage difference caused by the switching states is calculated as follows:

$$\Delta V_{cI} = \frac{1}{C} \left[\int_{0}^{t_{a}/2} i_{A} dt + \int_{(t_{a}/2)}^{(t_{a}/2)+(t_{c}/2)} i_{C} dt + \int_{(t_{a}/2)+(t_{c}/2)+t_{b}}^{(t_{a}/2)+t_{c}+t_{b}} i_{C} dt + \int_{(t_{a}/2)+t_{c}+t_{b}}^{\pi/3} i_{A} dt \right]$$

$$= \Delta V_{cI}^{\textcircled{0}} + \Delta V_{cI}^{\textcircled{0}} + \Delta V_{cI}^{\textcircled{0}} + \Delta V_{cI}^{\textcircled{0}}.$$
(15)

Similarly for region 1 of sector IV,

$$\Delta V_{cIV} = \frac{1}{C} \left[\int_{\pi}^{\pi + (t_a/2)} i_A dt + \int_{\pi + (t_a/2) + (t_c/2)}^{\pi + (t_a/2) + (t_c/2) + t_c + t_b} i_C dt + \int_{\pi + (t_a/2) + (t_c/2) + t_b}^{4\pi/3} i_C dt + \int_{\pi + (t_a/2) + t_c + t_b}^{4\pi/3} i_A dt \right]$$

$$= \Delta V_{cIV}^{\textcircled{0}} + \Delta V_{cIV}^{\textcircled{0}} + \Delta V_{cIV}^{\textcircled{0}} + \Delta V_{cIV}^{\textcircled{0}}.$$
(16)

The general equation of the load currents is as follows:

$$\begin{cases}
i_A = I_{Am} \sin(\omega t + \varphi_A), \\
i_B = I_{Bm} \sin\left(\omega t - \frac{2\pi}{3} + \varphi_B\right), \\
i_C = I_{Cm} \sin\left(\omega t + \frac{2\pi}{3} + \varphi_C\right),
\end{cases}$$
(17)

where I_{Xm} is the max amplitude of the phase load current and φ_X is the load power factor angle; $X \in \{A, B, C\}$.

Substitute (17) into (15) and (16), the definite integrals $\Delta V_{cI}^{\textcircled{0}}$ and $\Delta V_{cIV}^{\textcircled{0}}$ are calculated as follows:

$$\begin{cases} V_{cI}^{\textcircled{0}} = \frac{I_{Am}}{\omega C} \Big[\cos\left(\varphi_{A}\right) - \cos\left(\omega\frac{t_{a}}{2} + \varphi_{A}\right) \Big], \\ V_{cIV}^{\textcircled{0}} = \frac{I_{Am}}{\omega C} \Big[-\cos\left(\varphi_{A}\right) + \cos\left(\omega\frac{t_{a}}{2} + \varphi_{A}\right) \Big]. \end{cases}$$
(18)

Expression (18) and Figure 9 show that when applying the switching state 100, it causes a capacitor imbalance, by the red area marked ① in sector I. Meanwhile, the switching state 122 in sector IV makes the capacitor unbalanced by an amount equal to that caused by switching state 100 but a different sign (area marker ① in sector IV). Similarly, with the remaining definite integrals, we have

$$+ \frac{\Delta V_{cl}}{\Delta V_{clV}} = \Delta V_{cl}^{\oplus} + \Delta V_{clV}^{\oplus} + \Delta V_{c$$

TABLE 2: Comparing	g typical	al properties of inverters.	•
--------------------	-----------	-----------------------------	---

Characteristic	2-level	Asymmetric 3-level	3-level
Structure	+ Symmetric + using 6 IGBTs	+ Asymmetric + using 10 IGBTs	+ Symmetric + using 12 IGBTs
Switching states	8	18	27
Different voltage vectors	7	17	19
Line-voltage levels	$\pm V_{\rm dc}; 0$	$\pm V_{\rm dc}; \pm (1/2)V_{\rm dc}; 0$	$\pm V_{\rm dc}; \pm (1/2)V_{\rm dc}; 0$



FIGURE 4: Virtual space vector diagram.



FIGURE 5: \overrightarrow{V}_{ref} is located in region 3 of sector I.

\overrightarrow{V} location	Duty ratio					
V _{ref} location	d_a	d_b	d_c			
1	$2d_1$	$1-2(d_1+d_2)$	$2d_2$			
2	$1 - 2d_2$	$2(d_1 + d_2) - 1$	$1 - 2d_1$			
3	$2-2(d_1+d_2)$	$2d_2$	$2d_1 - 1$			
4	$2d_2 - 1$	$2d_1$	$2-2(d_1+d_2)$			

TABLE 3: Duty ratio calculation in conventional 3-level NPC.

Destion	Volta	A directed duty notio	
Region	Sector I	Sector IV	Adjusted duty ratio
	\overrightarrow{V}_{100}	\overrightarrow{V}_{122}	$1 - 2d_2$
2	V_{200}	V_{022}	$d_1 + d_2 - 0.5$
2	\underline{V}_{220}	<u>V</u> _002	$d_1 + d_2 - 0.5$
	\dot{V}_{221}	\dot{V}_{001}	$1 - 2d_1$
	\overrightarrow{V}_{100}	\overrightarrow{V}_{122}	$2-2(d_1+d_2)$
3	\overrightarrow{V}_{200}	\overline{V}_{022}	$2d_1 + d_2 - 1$
	\overline{V}_{220}	\overline{V}_{002}	d_2
	\overrightarrow{V}_{200}	\overrightarrow{V}_{022}	d_1
4	V_{220}	<u>V</u> 002	$d_1 + 2d_2 - 1$
	\dot{V}_{221}	V 001	$2-2(d_1+d_2)$

TABLE 4: Adjusted duty ratio for voltage vectors in sectors I and IV.



FIGURE 6: Switching sequence for region 2: (a) sector I; (b) sector IV.

In one fundamental cycle, the switching state in the first half causes an imbalance. However, it quickly returns to balance in the next half-cycle by switching states on the opposite side, which have the same neutral current characteristics but a different sign, so

$$\underbrace{\Delta V_{cI} + \Delta V_{cIV}}_{0} + \underbrace{\Delta V_{cII} + \Delta V_{cV}}_{0} + \underbrace{\Delta V_{cIII} + \Delta V_{cVI}}_{0} = 0,$$
(20)

where ΔV_{ci} is the difference voltage caused by the switching states in sector *i*; *i* \in {I, II, III, IV, V, VI}.

The self-balancing mechanism for the high modulation index $(m_a > 0.5)$ also occurs similarly, as presented in Figure 10.

3.5. *Harmonic Distortion*. The harmonic distortion performance of SVPWM strategies is evaluated by the THD of the load current and voltage output as follows [39]:

$$THD_{I} = \frac{1}{Im} \sqrt{\sum_{n=2}^{\infty} I_{n}^{2}},$$

$$THD_{V} = \frac{1}{Vm} \sqrt{\sum_{n=2}^{\infty} V_{n}^{2}},$$
(21)

where I_m and I_n are the fundamental magnitude and the n^{th} harmonic magnitude of phase current output, respectively.



FIGURE 7: Switching sequence for asymmetric T-type NPC inverter.



FIGURE 8: The effect of switching vectors on dc-link capacitors: (a) ZV; (b) SV; (c) MV; (d) LV.



FIGURE 9: The difference voltage generated by the switching states at $m_a \leq 0.5$.



FIGURE 10: The difference voltage generated by the switching states at $m_a > 0.5$.

 V_m and V_n are the fundamental magnitude and the n^{th} harmonic magnitude of line-voltage output, respectively. In this paper, the THD spectrum of load current and output voltage is calculated to the 1000th harmonic.

4. Simulation and Experimental Results

4.1. Simulation Results. To validate the asymmetric 3-level *T*-type NPC inverter, simulations were performed using MATLAB/Simulink software version 2018a, as shown in Figure 11. The system parameters are shown in Table 5.

Figure 12 shows the steady-state of the VSVPWM method for the asymmetric 3-level inverter with $m_a = 0.9$. The load current and the balance of DC-link capacitor voltages are depicted in Figures 12(c) and 12(d). Let V_{32} be a line voltage between outputs of 3-level and 2-level legs and V_{33} be a line voltage between outputs of two 3-level legs. The waveforms of V_{32} and V_{33} are illustrated in Figures 12(a) and 12(b) with THD_V of about 44.4% and 32.8%, respectively.

In order to evaluate the dynamic response performance, a step change in modulation index from 0.4 to 0.8 is examined in this study. The diagram of the load current is shown in Figure 13(c). The voltage of the capacitors is



FIGURE 11: Simulation model in Matlab/Simulink.

TABLE 5: System parameters for simulation.

Description	Parameter	Value
DC voltage	$V_{ m dc}$	600 V
Load resistor	R	12 Ω
Load inductor	L	20 mH
DC-link capacitor	C_{1}, C_{2}	1200 µF
Switching frequency	f_{sw}	2.4 kHz
Frequency	f	50 Hz



FIGURE 12: Steady-state response of VSVPWM for the asymmetric 3-level inverter at $m_a = 0.9$: (a) output voltage V_{32} ; (b) output voltage V_{33} ; (c) load current; (d) capacitor voltages.

maintained in balance with ΔV_c around 20 V and 32 V for the modulation index of 0.4 and 0.8, respectively, as shown in Figure 13(d). For $m_a = 0.4$, the line-voltage quality V_{32} and V_{33} are almost the same, with THD_V about 76%; for $m_a = 0.8$, THD_V of V_{33} is about 38% while that of V_{32} is 49.3%, as illustrated in Figures 13(a) and 13(b).

THD_V of the asymmetric 3-level inverter for different modulation indices is described in Table 6. For $m_a \leq 0.5$,



FIGURE 13: The dynamic response of the asymmetric 3-level inverter for step change m_a from 0.4 to 0.8: (a) output voltage V_{32} ; (b) output voltage V_{33} ; (c) load current; (d) capacitor voltages.

TABLE 6: THD $_V$ for different modulation indices.

				Total harr	nonic distort	ion (%)				
m_a	0.1	0.2	0.3	0.4	0.5	0.6	0.7	0.8	0.9	1
V_{32}	230.7	145.8	104.9	76.5	52.4	50.9	52.4	49.3	44.4	39.0
V ₃₃	229.2	147.3	105.8	76.3	52.1	44.5	41.3	38.0	32.8	26.5

THD_V on both V_{32} and V_{33} is almost the same. For $m_a > 0.5$, when the reference voltage vector appears in regions 2, 3, and 4, THD_V of V_{32} is higher than V_{33} . For example, at $m_a = 0.9$, THD_V of V_{32} and V_{33} is 44.4% and 32.8%, respectively.

The behavior of the system is also examined under a sudden change of the load at $m_a = 0.9$, as presented in Figure 14(a). In the initial state, the system operates with the load parameters $R = 12 \Omega$ and L = 20 mH; then, another resistor $R' = 12 \Omega$ is connected parallel with R at t = 0.5 s. This results in a load current change from 23 A to 36 A with THD_I about 1.32% to 0.98%, respectively, as shown in Figure 14(b). As depicted in Figure 14(c), the capacitor voltages are maintained to be well balanced with ΔV_c around 22 V and 37 V. The output voltage quality of the asymmetric *T*-type NPC inverter is not influenced by the load parameters with THD_V maintained about 44% and 32% for V_{32} and V_{33} , as shown in Figure 14(d).

To evaluate the influence of the load power factor on ΔV_c , simulation is examined with a fixed load impedance $Z = 13.55 \Omega$ and a variable power factor between 0.4 and 0.95 for the different modulation indexes. The results in Figure 15 show that the neutral point voltage maintains a relatively good balance at different load power factors and modulation indices. The region with $m_a \leq 0.4$ gives a small capacitor voltage difference in the range $\Delta V_c \leq 4\%$, i.e., $\Delta V_{c \max}$ is about 24 V, with all load power factors. For $0.4 < m_a \leq 0.8$, the capacitor voltage difference gradually increases with the

modulation index and load power factor and ΔV_c ranges from 3%–7% and reaches the maximum value of about 43 V at (m_a ; cos φ) = (0.6; 0.95). In the remaining region with $m_a > 0.8$, ΔV_c tends to decrease in the range of 3%–5% when the power factor increases. For example, at $m_a = 1$, ΔV_c = 30 V for power factor 0.55 and $\Delta V_c = 16$ V for power factor 0.95.

A test with unbalanced load parameters depicted in Figure 16(a) is also performed in this study. Figures 16(b) and 16(c) show that even though the 3-phase load currents are unbalanced, the capacitor voltages are maintained balanced with ΔV_c about 28 V.

To verify the behavior of the self-balancing mechanism of neutral point voltage, the simulation is performed at $m_a = 0.9$, and capacitor c_2 is discharged during t = 0.5 -0.56 s by connected a resistor connected in parallel, as shown in Figure 17(a). The difference of capacitor voltages at t =0.56 s is about 300 V. Under the proposed VSVPWM, it rapidly decreases and attains a steady-state value at 24 V after 0.3 s, as shown in Figure 17(b).

The graph in Figure 18 compares voltage THD characteristics of the asymmetric *T*-type NPC, 3-level, and 2level inverter. As observed, for $m_a \le 0.5$, the THD characteristic of the asymmetric *T*-type NPC topology is similar to that of the conventional 3-level. For $m_a > 0.5$, the THDV characteristic of the voltage V_{32} is higher than that of 3-level inverter, while the THDV characteristic of the voltage V_{33} is similar to that of 3-level inverter. THD_V of the asymmetric



FIGURE 14: System response at the module index $m_a = 0.9$ under variable load parameters: (a) change load parameters; (b) load current; (c) capacitor voltages; (d) output voltages.



FIGURE 15: Plot of voltage difference for various load power factors and modulation indices.

T-type NPC inverter is significantly better than that of the 2-level inverter for all modulation indices.

Another benefit of the asymmetric inverter can be demonstrated in loss comparison. The total loss is calculated as the sum of conduction loss and switching losses of all IGBTs and diodes, whose device datasheets are given in Table 7. The principle of power loss calculation is explained in detail in [40]. The calculation is realized with the use of SimPowerSystems and Simscape in Matlab, with parameters $V_{dc} = 300 \text{ V}$, $m_a = 0.9$, and load $R = 1.5 \Omega$, L = 3 mH.

The comparison chart of conduction loss, switching loss, and total loss between the asymmetrical 3-level inverter and the conventional 3-level inverter is shown in Figures 19–21, respectively. The conduction loss is almost unchanged at various switching frequencies, about 284 W for the conventional 3-level inverter and 277 W for the asymmetric 3-level inverter, as shown in Figure 19.

The switching loss of the asymmetric 3-level inverter is shown to be smaller than that of the conventional 3-level inverter, as shown in Figure 20. At $f_{sw} = 15$ kHz, the switching loss of the asymmetric inverter is 73.1 W

Mathematical Problems in Engineering



FIGURE 16: The responses of VSVPWM for asymmetric 3-level inverter under unbalanced load at $m_a = 0.9$: (a) the unbalanced load; (b) load current; (c) capacitor voltages.



FIGURE 17: The self-balancing mechanism of VSVPWM for the asymmetric 3-level inverter after setting a large imbalance: (a) forced imbalance with $v_{c1} > v_{c2}$; (b) capacitor voltages.

compared with the 104.4 W of the conventional 3-level inverter. It gives a reduction of about 30% switching loss. Similar results are also obtained for other switching frequencies.

As demonstrated in Figure 21, the total loss of the asymmetric inverter is lower than that of a conventional 3-level inverter. For example, at $f_{sw} = 10$ kHz, the total losses of the asymmetric 3-level inverter and conventional 3-level inverter are 326.1 W and 353.8 W, respectively. Likewise, at $f_{sw} = 20$ kHz, the total loss is 374.4 W for the asymmetric inverter and 424.2 W for the conventional 3-level inverter.

This translates to a more than 12% improvement in power loss.

4.2. Experimental Results. To verify the effectiveness of the presented topology, the experiments were carried out on an asymmetric *T*-type NPC, 2-level, and 3-level configuration under both transient and steady-state conditions. A laboratory model is built as shown in Figure 22, including ① a digital signal processor TMS320F28379D to perform algorithms built-in Matlab/Simulink environment with



FIGURE 18: Graph of THD_V comparison of asymmetric 3-level, conventional 3-level, and 2-level inverter.

	TABLE 7	: Power device parameters.		
	IGBT r	nodule 2MBI150U2A-060		
Item		Symbol	Rating	Unit
Collector-emitter voltage		V _{CES}	600	V
Gate-emitter voltage		V_{GES}	±20	V
Collector current		$I_{\rm C}$	150	Δ
Concetor current		$I_{\rm CP}$	300	Л
Collector power dissipation		P_C	500	W
Turn-on time		t _{on}	0.40	
Turn-off time		$t_{ m off}$	0.48	μs
The sum of manistran as	IGBT	$R_{\text{th}(i-c)}$	0.25	
mermai resistance	FWD	$R_{\mathrm{th}(j-c)}$	0.46	°C/W
Contact thermal resistance		$R_{th(c-f)}$	0.05	



FIGURE 19: Graph of conduction loss comparison for different switching frequencies.



FIGURE 20: Graph of switching loss comparison for different switching frequencies.



FIGURE 21: Graph of total loss comparison for different switching frequencies.



FIGURE 22: Experimental model in the laboratory.

Embedded Coder Support Package for TI C2000 Processors; (2) the inverter made from TOSHIBA's IGBT GT50J325type; (3) IGBT driver circuit which uses QP12W08S-37 type; (4) DC-link capacitors; (5) R-L load; and (6) Tektronix TDS2024C oscilloscope. The experimental parameters are listed in Table 8.

The first test is performed with the modulation index stepped from 0.4 to 0.9. The results illustrated in Figure 23 show that the DC-link capacitor voltages are maintained balanced at both modulation indices. The output voltage qualities V_{32} and V_{33} are similar at modulation index $m_a = 0.4$, THD_V about 76%. For modulation index $m_a = 0.9$, the voltages V_{32} and V_{33} are distinguished with THD_V about 45.32% and 33.85%.

The second experiment is performed to evaluate the system's response under a step change in load parameters at $m_a = 0.9$. Initially, load 1 is with parameters $R_1 = 35 \Omega$ and $L_1 = 45$ mH; then, another resistor $R_2 = 25 \Omega$ is connected parallel with R_1 , as shown in Figure 24(a). The results from Figure 24(b) show that the capacitor voltage is kept balanced for both load parameters. The load current changes from

2.7 A to 5.1 A. The quality of the output voltage is unchanged, THD_V about 45% and 33% for V_{32} and V_{33} .

The test with an unbalanced load is also performed with the load parameters as in Figure 25 at $m_a = 0.9$. The results shown in Figure 26 show that the capacitor voltages are kept balanced, and the output line-voltage qualities are similar to the above-balanced load test case, THD_V about 45% and 33% for V_{32} and V_{33} .

The experiment results of the self-balancing mechanism using VSVPWM strategy for asymmetric 3-level inverter under the unbalanced capacitor voltage condition at $m_a = 0.9$ are presented in Figure 27. In the initial state in Figure 27(a), switch K is closed, resulting in capacitor c_2 discharging and ΔV_c attains about 25 V. Then, K is opened, and ΔV_c rapidly decreases and obtains balancing, as shown in Figure 27(b).

Figure 28 shows the graph of the THD_V comparison of the VSVPWM algorithm for the asymmetric 3-level inverter and the SVPWM technique for conventional 2-level and 3-level inverters. The diagram shows that the experimental results are similar to the simulation results obtained in Figure 18.

TABLE 8: Experimental parameters.

Value
200 17
200 V
14.5Ω
45 mH
1200 µF
2.4 kHz
$50\mathrm{Hz}$
2 1 2



FIGURE 23: System response under step change in the modulation index.



FIGURE 24: System response under step change in load parameters: (a) change load parameters; (b) system response.



FIGURE 25: Unbalanced load parameters used in experiment.



FIGURE 26: System response under unbalanced load conditions.



FIGURE 27: The self-balancing mechanism of VSVPWM for asymmetric 3-level inverter under unbalanced capacitor condition: (a) forced imbalance with $v_{c1} > v_{c2}$; (b) capacitor voltages.



FIGURE 28: Experimental results of THD_V comparison between asymmetric 3-level, conventional 3-level, and 2-level inverter.

5. Conclusions

This paper presents virtual SVPWM control for the asymmetric T-type NPC 3-level inverter topology. A modified space vector diagram is built with the help of the virtual vector. Then, the conventional SVPWM algorithm of the three nearest vectors is implemented. The switching sequence has been designed to reduce the amount of switching. A comparative evaluation between asymmetric Ttype, 2-level, and 3-level inverters was performed. Simulation and experiment results show that the output voltage quality of the asymmetric T-type NPC inverter is much improved compared with that of the conventional 2-level inverter and almost similar to that of the conventional 3level inverter. Besides, the capacitor voltages are also maintained in a good balance. The asymmetric inverter is attractive for applications that require lower cost but own similar output performances of a three-level inverter such as full output voltage range and low harmonic distortion. In another application, the proposed VSVPWM control can be applied for a conventional 3-level T-type NPC in a faulty condition while one T-leg connected to the neutral point is defectively open.

Data Availability

The data used to support the findings of this study are included within the article.

Conflicts of Interest

The authors declare that they have no conflicts of interest.

Acknowledgments

This research was funded by the Vietnam National University Ho Chi Minh City (VNU-HCM) under grant number C2021-20-12. The authors acknowledge the support of time and facilities from Ho Chi Minh City University of Technology (HCMUT), VNU-HCM, for this study.

References

- K. Matsui, Y. Kawata, and F. Ueda, "Application of parallel connected NPC-PWM inverters with multilevel modulation for AC motor drive," *IEEE Transactions on Power Electronics*, vol. 15, no. 5, pp. 901–907, 2000.
- [2] K. Jung and Y. Suh, "Analysis and control of neutral-point deviation in three-level NPC converter under unbalanced three-phase AC grid," *IEEE Transactions on Industry Applications*, vol. 55, no. 5, pp. 4944–4955, 2019.
- [3] S. Mukherjee, S. K. Giri, S. Kundu, and S. Banerjee, "A generalized discontinuous PWM scheme for three-level NPC traction inverter with minimum switching loss for electric vehicles," *IEEE Transactions on Industry Applications*, vol. 55, no. 1, 2019.
- [4] A. Choudhury, P. Pillay, and S. S. Williamson, "Comparative analysis between two-level and three-level DC/AC electric vehicle traction inverters using a novel DC-link voltage balancing algorithm," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 2, no. 3, 2014.

- [5] M. Annoukoubi, E. Ahmed, H. Laghridat, and T. Nasser, "Comparative study between the performances of a threelevel and two-level converter for a Wind Energy Conversion System," in *Proceedings of the 2019 International Conference* on Wireless Technologies, Embedded and Intelligent Systems (WITS), pp. 3-4, Fez, Morocco, April 2019.
- [6] R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," *IEEE Transactions on Industry Applications*, vol. 41, no. 3, 2005.
- [7] U. Choi, F. Blaabjerg, and K. Lee, "Reliability improvement of a T-type three-level inverter with fault-tolerant control strategy," *IEEE Transactions on Power Electronics*, vol. 30, no. No. 5, pp. 2660–2763, 2015.
- [8] M. Rawa, M. D. Siddique, S. Mekhilef et al., "Design and implementation of a hybrid single T-type double H-bridge multilevel inverter (STDH-MLI) topology," *Energies*, vol. 12, no. 9, p. 1810, 2019.
- [9] S. Shueai Alnamer, S. Mekhilef, and H. Bin Mokhlis, "A fourlevel T-type neutral point piloted inverter for solar energy applications," *Energies*, vol. 11, no. 6, p. 1546, 2018.
- [10] S. S. Alnamer, S. Mekhilef, and H. Mokhlis, "Proposed new N-multilevel family of topologies for T-type inverter," *IEICE Electronics Express*, vol. 14, no. 15, Article ID 20170342, 2017.
- [11] P. Alemi, Y.-C. Jeung, and D.-C. Lee, "DC-link capacitance minimization in T-type three-level AC/DC/AC PWM converters," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 3, pp. 1382–1391, 2015.
- [12] M. Schweizer, T. Friedli, and J. W. Kolar, "Comparative evaluation of advanced three-phase three-level inverter/ converter topologies against two-level systems," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 12, pp. 5515–5527, 2013.
- [13] P. Alemi and D.-C. Lee, "Comparative analysis of power losses for three-level T-type and NPC PWM inverters," *The Transactions of the Korean Institute of Power Electronics*, vol. 19, no. 2, pp. 173–183, 2014.
- Semikron, "3L NPC TNPC topology" (AN-11001/2015-10-12 - rev-05)," 2015, https://www.semikron.com/zh/service-supp ort/downloads/detail/semikron-application-note-3l-npc-tnpc -topology-en-2015-10-12-rev-05.html.
- [15] Infineon, "Evaluation driver board for EconoPACKTM 4 3level modules," *Application Note*, https://www.infineon.com/ dgdl/Infineon-AN2012_03_Driverboard_F3L2020E07_F_P_ EVAL-AN-v1.1-en.pdf? fileId=db3a30433784a04001379e7c4b48738b, 2014.
- [16] H. Uemura, F. Krismer, and J. W. Kolar, "Comparative evaluation of T-type topologies comprising standard and reverse-blocking IGBTs," in *Proceedings of the 2013 IEEE Energy Conversion Congress and Exposition*, pp. 1288–1295, 2013.
- [17] L. Zhang, K. Sun, L. Huang, and S. Igarashi, "Comparison of RB-IGBT and normal IGBT in T-type three-level inverter," in Proceedings of the 2013 15th European Conference on Power Electronics and Applications (EPE), pp. 1–7, Lille, France, September 2013.
- [18] E. Avci and M. Uçar, "Analysis and design of grid-connected 3-phase 3-level AT-NPC inverter for low-voltage applications," *Turkish Journal of Electrical Engineering and Computer Sciences*, vol. 25, pp. 2464–2478, 2017.
- [19] F. Barrero-González, C. Roncero-Clemente, M. I. Milanés-Montero et al., "Improvements on the carrier-based control method for a three-level T-type, quasi-impedance-source inverter," *Electronics*, vol. 8, p. 677, 2019.

- [20] K. Kumari, S. Mapa, and R. Maheshwari, "Loss analysis of NPC and T-type three-level converter for Si, SiC, and GaN based devices," in *Proceedings of the 2020 IEEE 9th Power India International Conference (PIICON)*, pp. 1–6, Murthal, India, February 2020.
- [21] J. Lu, R. Hou, P. Di Maso, and J. Styles, "A GaN/Si hybrid T-type three-level configuration for electric vehicle traction inverter," in *Proceedings of the 2018 IEEE 6th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, pp. 77–81, Atlanta, GA, USA, October 2018.
- [22] A. Salem and M. A. Abido, "T-type multilevel converter topologies: a comprehensive review," *Arabian Journal for Science and Engineering*, vol. 44, no. 3, pp. 1713–1735, 2019.
- [23] Y. Xue and M. Manjrekar, "A new class of single-phase multilevel inverters," in *Proceedings of the 2nd International Symposium on Power Electronics for Distributed Generation Systems*, pp. 565–571, Hefei, China, June 2010.
- [24] R. G. d. Almeida Cacau, R. P. Torrico-Bascope, J. A. F. Neto, and G. V. Torrico-Bascope, "Five-level T-type inverter based on multistate switching cell," *IEEE Transactions on Industry Applications*, vol. 50, no. 6, pp. 3857–3866, 2014.
- [25] M. Aly, E. M. Ahmed, and M. Shoyama, "Modulation method for improving reliability of multilevel T-type inverter in PV systems," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 8, no. 2, pp. 1298–1309, 2020.
- [26] G. Patsakis, P. Karamanakos, S. Peter, S. Manias, R. Kennel, and T. Mouton, "Variable switching point predictive torque control for the four-switch three-phase inverter," in *Proceedings of the 2013 IEEE International Symposium on Sensorless Control for Electrical Drives and Predictive Control of Electrical Drives and Power Electronics (SLED/PRECEDE)*, Munich, Germany, October 2013.
- [27] I. Sefa, H. Komurcugil, S. Demirbas, N. Altin, and S. Ozdemir, "Three-phase three level inverter with reduced number of switches for stand-alone PV systems," in *Proceedings of the* 2017 IEEE 6th International Conference on Renewable Energy Research and Applications (ICRERA), San Diego, CA, USA, November 2017.
- [28] T. Gallah, B. Bouzidi, and M. Ahmed, "DTC of reconfigured three level inverter fed IM drives following a leg failure," *COMPEL International Journal of Computations and Mathematics in Electrical*, vol. 35, no. 2, pp. 764–781, 2016.
- [29] S. Ozdemir, N. Altin, H. Komurcugil, and I. Sefa, "Sliding mode control of three-phase three-level two-leg NPC inverter with LCL filter for distributed generation systems," in *Proceedings of the IECON 2018—44th Annual Conference of the IEEE Industrial Electronics Society*, Washington, DC, USA, October 2018.
- [30] M. Heydari, A. Fatemi, and A. Yazdian Varjani, "A reduced switch count three-phase AC/AC converter with six power switches: modeling, analysis, and control," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 5, no. 4, 2017.
- [31] V. Vidhya, C. R. Balamurugan, and S. P. Natarajan, "Investigation on symmetrical three phase hybrid cascaded multilevel inverter with reduced number of switches," in *Proceedings of the DST Sponsored International Conference on Power and Energy System ICPES'12*, Pune, India, November 2012.
- [32] N. Altin, I. Sefa, H. Komurcugil, and S. Ozdemir, "Threephase three-level T-type grid-connected inverter with reduced number of switches," in *Proceedings of the 2018 6th International Istanbul Smart Grids and Cities Congress and Fair* (ICSG), Istanbul, Turkey, April 2018.

- [33] A. Kocalmis and S. Sunter, "Simulation of a space vector PWM controller for a three-level voltage-fed inverter motor drive," in *Proceedings of the IECON 2006—32nd Annual Conference on IEEE Industrial Electronics*, Paris, France, November 2006.
- [34] H. du Toit Mouton, "Natural balancing of three-level neutralpoint-clamped PWM inverters," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 5, pp. 1017–1025, 2002.
- [35] N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," *IEEE Transactions on Power Electronics*, vol. 15, no. 2, pp. 242–249, 2000.
- [36] C.-J. Zhang, Y. Tang, D. Han, H. Zhang, X. Zhang, and K. Wang, "A novel virtual space vector modulation strategy for the neutral-point potential comprehensive balance of neutral-point-clamped converters," *Journal of Power Electronics*, vol. 16, no. 3, pp. 946–959, 2016.
- [37] J. Jie Shen, S. Schröder, R. Rösner, and S. El-Barbari, "A comprehensive study of neutral-point self-balancing effect in neutral-point-clamped three-level inverters," *IEEE Transactions on Power Electronics*, vol. 26, no. 11, pp. 3084–3095, 2011.
- [38] L. Yu, X. Peng, C. Zhou, and S. Gao, "Voltage-balancing strategy for three-level neutral-point-clamped cascade converter under sequence smooth modulation," *Energies*, vol. 13, no. 18, p. 4969, 2020.
- [39] K. D. Pham and N. V. Nguyen, "A reduced common-modevoltage pulsewidth modulation method with output harmonic distortion minimization for three-level neutral-point-clamped inverters," *IEEE Transactions on Power Electronics*, vol. 35, no. 7, pp. 6944–6962, 2020.
- [40] L. Zhang, R. Zhao, P. Ju et al., "A modified DPWM with neutral point voltage balance capability for three-phase vienna rectifiers," *IEEE Transactions on Power Electronics*, vol. 36, no. 1, pp. 263–273, 2021.