

Research Article

Mathematical Modeling and Performance Evaluation of 3D Ferroelectric Negative Capacitance FinFET

Sayem Ul Alam^(D),¹ Rukon Uddin,¹ Md. Jahangir Alam,² Ahamed Raihan,² Sheikh S. Mahtab^(D),² and Subrata Bhowmik¹

¹Department of Electrical & Electronic Engineering, Noakhali Science and Technology University, Sonapur, Noakhali 3814, Bangladesh

²Department of Physics, Morgan State University, Cold Spring Ln, Baltimore, MD 21251, USA

Correspondence should be addressed to Sheikh S. Mahtab; mahtabshahzad@gmail.com

Received 14 July 2022; Accepted 24 September 2022; Published 19 October 2022

Academic Editor: Fahad Al Basir

Copyright © 2022 Sayem Ul Alam et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Ferroelectric negative capacitance materials have now been proposed for lowering electronics energy dissipation beyond basic limitations. In this paper, we presented the analysis on the performance of negative capacitance (NC) FinFET in comparison with conventional gate dielectrics by using a separation of variables approach, which is an optimal quasi-3D mathematical model. The result has been signified steeper surface potential (ψ), lower threshold voltage (V_{th}), 1.2 mA of on-state current (Ion), and enhanced immunity of negative capacitance FinFET against short channel effects (SCE's) like 35.3 mV/V of drain-induced barrier lowering (DIBL), 60 mV/dec of subthreshold swing (SS) along with smallest off state current (I_{off}) among another conventional gate dielectric. Hence, NC FinFET can be a potential candidate for low power and high-performance device.

1. Introduction

Lower power consumption is now highly concerned issue for developing digital technology using metal oxide semiconductor field effect transistors (MOSFETs), which follows Moore's law and, down scaling the size of semiconductor device improves number of transistors per chip, exponentially increases functionality. Nevertheless, lower scale transistors are more prone to short channel effects (SCE's) [1]. A significant short channel phenomenon known as threshold voltage roll off occurs when the threshold voltage drops as the gate length decreases. Short-channel MOSFETs switch on at a smaller gate voltage than long-channel MOSFETs as a consequence [2-4]. By lowering the channel length, the area of the gate oxide and the gate oxide capacitance have dropped. But, a minimum amount of gate oxide capacitance is required for improved channel control [5]. This is accomplished by lowering the thickness of the gate oxide. Quantum mechanical tunneling happens when the thickness of SiO₂ is less than 1.2 nm [6, 7]. Gate oxide leakage current

rises when the gate oxide is scaled further. In addition, the device's power usage increases significantly when it is turned off. This difficulty may be mitigated by utilizing a high-k dielectric material, which has a large dielectric constant. The use of a high-k dielectric material allows for a larger gate oxide than SiO₂ with the same oxide capacitance. The phrase equivalent oxide thickness, or EOT, refers to the thickness of a SiO₂ film that must be employed in substitute of a high-k dielectric to achieve the same oxide capacitance [7]. Nitride SiO₂ were used to increase dielectric constant about 5 along with reduction of EOT to 2 nm [8]. Besides that, HfO₂ dielectric-based FET technology enable down scaling of EOT to 0.8 nm in recent device [9]. Nevertheless, even if EOT can be reduced to zero, some basic limits resists decline of V_{dd} [10]. One of the limits addressed as, "Boltzmann limit," because of that it is not possible to decrease V_{dd} below 0.5 V [11]. For overcoming this limit, band to band tunneling can be useful. But, tunneling device has lower on-state current [12, 13]. Moreover, it is proposed that whenever the insulator capacitance is negative, then device can

overcome Boltzmann limit by reducing V_{dd} further. The negative capacitance (NC), in this situation, would result in an internal amplification of the surface potential in response to the applied gate voltage Vg [13]. In 2016, transient NC was measured in ferroelectric HfO₂ with Gd doping by the application of low voltage [13]. At the same time, similar NC effect was verified in ferroelectric Zr doped hafnium dioxide, widely known as HZO [14]. NC FET with HZO exhibit larger on/off ration at constant on state current, reported in 2018 [16]. GaAs/InN Tunnel NC FET shows higher immunity to Short Channel Effects (SCE's) [17]. It is expected that if gate oxide is replaced by ferroelectric negative capacitance material, the performance of device can be improved. In this paper, we used HZO as ferroelectric negative capacitance material to form a FinFET structure. The performance parameters like threshold voltage, surface potential profile, on-state current, and short channel effects (SCE's) of HZO with silicon channel are investigated in comparison with HfO2 and Al2O3 as gate oxide by using compact mathematical model. The physical architecture of our proposed 3D FinFET can be observed from different direction in Figure 1, and the parameters value used for the architecture has been listed in Table 1.

2. Physical Architecture

Table 2, describes the research on NC-FinFET from 2017 to 2020, where the impact of negative capacitance material can easily be realized.

3. Mathematical Model

3.1. Surface Potential Model. A field effect transistor (FET) is

DC biasing voltage. The area between the source and drain is known as channel or Si-body and the electrostatic potential in channel is controlled by DC gate voltage. Generally, FinFET exhibit three-dimensional surface potential. The surface potential can be expressed by the following equation [30, 31].

$$\frac{\delta^2 \psi(x, y, z)}{\delta x^2} + \frac{\delta^2 \psi(x, y, z)}{\delta y^2} + \frac{\delta^2 \psi(x, y, z)}{\delta z^2} = \frac{q N_{ch}}{\epsilon_{ch}}, \quad (1)$$

where $N_{\rm ch}$ is channel doping, $\epsilon_{\rm ch}$ is permittivity of channel material, and ψ is surface potential.

The total surface potential can be expressed through the following equation [30],

$$\begin{split} \psi(x, y, z) &= \psi_{\rm sb} + E_{\rm sb}(H_{\rm fin} - x) + \frac{q}{2\varepsilon_{\rm si}}N_A(H_{\rm fin} - x)^2 \\ &+ \sum_{r=1}^{\infty} \frac{1}{\sinh\left(\gamma_r L_{\rm eff}\right)} \left[V'_r \sinh\left(\gamma_r y\right) + V_r \sinh\left(\gamma_r(L_{\rm eff} - y)\right) \right] \\ &\left[\sin\left(\gamma_r x\right) + \frac{\varepsilon_{\rm si}}{\varepsilon_{\rm ox}} t_{\rm oxf} \gamma_r \cos\left(\gamma_r x\right) \right] \sum_{s=1}^{\infty} \sum_{r=1}^{\infty} P_{\rm sr} [\sinh\left\{\chi_{\rm sr}(T_{\rm fin} - z)\right\} \\ &+ \sinh\left(\chi_{\rm sr} z\right)] \frac{\sin\left(\alpha_s(y - L_{\rm eff}\right)}{\cos\left(\alpha_s L_{\rm eff}\right)} \left[\sin\left(\beta_r x\right) + \frac{\varepsilon_{\rm si}}{\varepsilon_{\rm ox}} t_{\rm oxf} \beta_r \cos\left(\beta_r x\right) \right]. \end{split}$$

3.2. Threshold Voltage Model. Threshold voltage is another important parameter for MOSFET, which can be defined by the minimal voltage required for turning on MOSFET. Threshold voltage can be derived by following equations:

$$V_{\rm TF} = V_{\rm TF}^0 - \Delta V_{\rm TF}^1 - \Delta V_{\rm TF}^2.$$
(3)

$$V_{\rm TF}^{0} = V_{\rm fb}^{f} + 2\phi_{b} + \frac{Q_{\rm it}^{f}}{C_{\rm oxf}} - \frac{\varepsilon_{\rm ch}}{C_{\rm oxf}} \frac{d\psi_{1D}(x)}{\partial x} \bigg|_{x=0} = V_{\rm fb}^{f} + \left(1 + \frac{C_{s} + C_{\rm it}^{f}}{C_{\rm oxf}}\right) 2\phi_{b} - \frac{C_{s}}{C_{\rm oxf}}\psi_{sb} + \frac{qN_{\rm ch}t_{s}}{2C_{\rm oxf}},$$

$$\Delta V_{\rm TF}^{1} = \frac{\varepsilon_{\rm ch}}{C_{\rm oxf}} \frac{\partial\psi_{2D}(x, y)}{\partial x} \bigg|_{x=0, y=y_{\rm min}^{f}} = \frac{\varepsilon_{\rm ch}}{C_{\rm oxf}} \sum_{r=1}^{\infty} \frac{\gamma_{r}}{\sinh(\gamma_{r}L_{\rm eff})} \times \left[V_{r}'\sinh(\gamma_{r}y_{\rm min}^{f}) + V_{r}\sinh(\gamma_{r}\left(L_{\rm eff} - y_{\rm min}^{f}\right)\right)\right], \qquad (4)$$

$$\Delta V_{\rm TF}^{2} = \frac{\varepsilon_{\rm ch}}{C_{\rm oxf}} \frac{\partial\psi_{3D}(x, y, z)}{\partial x} \bigg|_{x=0, y=y_{\rm min}^{f}, z=T_{\rm fin}/2} = \frac{2\varepsilon_{\rm ch}}{C_{\rm oxf}} \sum_{s=1}^{\infty} \sum_{r=1}^{\infty} P_{\rm sr}\sinh\left(\frac{\chi_{\rm sr}T_{\rm fin}}{2}\right) \times \frac{\sin\left(\alpha_{s}\left(y_{\rm min}^{f} - L_{\rm eff}\right)\right)}{\cos\left(\alpha_{s}L_{\rm eff}\right)}\beta_{r}.$$

a voltage-controlled semiconductor device. Electrostatic potential between source and drain in FET is induced by

 V_{TF}^0 , ΔV_{TF}^1 , and ΔV_{TF}^2 can be calculated as follows [32]: be expressed by following equation [33]:

3.3. Drain Current Model. Subthreshold current, the small amount of drain current, which can flow through the channel for below threshold voltage, is an important parameter for determining the performance of MOSFET, which can

$$I_{\rm DS} = \frac{q\mu_n(kT/q) \left(n_i^2/N_a\right) \left[1 - \exp\left(-V_{\rm DS}/(kT/q)\right)\right]}{\int_0^{L_{\rm eff}} \left(dy/\int_0^{H_{\rm fin}} \int_0^{W_{\rm fin}} \exp\left[q\psi(x, y, z)/kT\right] dx dz\right)}.$$
 (5)



FIGURE 1: (a) 3D-FinFET Cross-sectional diagram. (b) XY direction. (c) XZ direction.

 $4\,\mathrm{nm}$

 $1\,\mathrm{nm}$

 $10^{16} \, \mathrm{cm}^{-3}$

20 nm

ool	Designation	Value
	Effective channel length	16 nm
	Height of fin	10 nm

Thickness of fin

Oxide thickness

Channel concentration

Buried oxide thickness

Sym

 $L_{\rm eff}$

 H_{fin}

 $T_{\rm fin}$

 T_{ox}

 $N_{\rm ch}$

 T_{box}

TABLE 1: Proposed device parameters.

3.4. Transconductance. Transconductance, directly related to gain, determines how rapidly a transistor may activate when sweeping the gate voltage. [34]. Due to change in surface

charge, a higher value of transconductance cause higher drain current, which is responsible for increasing device sensitivity. Operation point of a sensor can be determined by using the maximum transconductance gate voltage. Most of the devices tested have maximum transconductances greater than 10 uS. [35]

The transconductance can be defined by following equation:

$$g_m = \frac{\mathrm{dI}_D}{\mathrm{dV}_{\mathrm{GS}}}.$$
 (6)

3.4.1. Drain Induced Barrier Lowering (DIBL). DIBL reduces the nanoscale MOS threshold voltage by modifying the source-to-drain potential barrier. This permits the device

T _{fin} (nm)	T _{ox} (nm)	H _{fin} (nm)	L _g (nm)	SS (mV/ decade)	Year [reference]
3	0.7	_	9	_	2017 [18]
8	_	34	30	_	2017 [19]
10	1.4	40	90	36.31	2017 [20]
40	1.4	40	70	<20	2017 [21]
6.5	1	32	21	_	2017 [22]
9.6	2	25	22	_	2017 [23]
4	0.5	_	20	48	2017 [24]
6.5	1	32	21	_	2018 [25]
6	0.9	42	16	65.6	2019 [26]
8	1	9	20	_	2019 [27]
7 7	1 1	40 40	500 20	34.5 53	2019 [41]
8	0.65	42	20	_	2019 [28]
7	0.9	50	20	75	2020 [29]
	$\begin{array}{c} T_{\rm fin} \\ (\rm nm) \\ 3 \\ 8 \\ 10 \\ 40 \\ 6.5 \\ 9.6 \\ 4 \\ 6.5 \\ 6 \\ 8 \\ 7 \\ 7 \\ 8 \\ 7 \\ 8 \\ 7 \\ 7 \\ 8 \\ 7 \end{array}$	$\begin{array}{c c} T_{\rm fin} & T_{\rm ox} \\ (\rm nm) & (\rm nm) \\ \hline 3 & 0.7 \\ 8 & - \\ 10 & 1.4 \\ 40 & 1.4 \\ 6.5 & 1 \\ 9.6 & 2 \\ 4 & 0.5 \\ 6.5 & 1 \\ 6 & 0.9 \\ 8 & 1 \\ 7 & 1 \\ 7 & 1 \\ 7 & 1 \\ 8 & 0.65 \\ 7 & 0.9 \\ \hline \end{array}$	$\begin{array}{c cccc} T_{\rm fin} & T_{\rm ox} & H_{\rm fin} \\ (\rm nm) & (\rm nm) & (\rm nm) \\ \hline 3 & 0.7 & - \\ 8 & - & 34 \\ 10 & 1.4 & 40 \\ 40 & 1.4 & 40 \\ 6.5 & 1 & 32 \\ 9.6 & 2 & 25 \\ 4 & 0.5 & - \\ 6.5 & 1 & 32 \\ 6 & 0.9 & 42 \\ 8 & 1 & 9 \\ 7 & 1 & 40 \\ 7 & 1 & 40 \\ 8 & 0.65 & 42 \\ 7 & 0.9 & 50 \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

TABLE 2: Previous study on NC-FinFET.



FIGURE 2: Comparison of surface potential profiles of HZO, Al_2O_3 , and HfO_2 -based FinFET with channel length L = 12 nm.

channel to conduct lesser gate voltages. [36]. The DIBL is calculated as the proportion of the difference in threshold voltage observed at the minimal value to the maximum priority of the drain current. Shift in threshold voltage (V_{th}) to alter in drain voltage (V_{ds}) is characterized as a drain-induced barrier lower [37].

$$\text{DIBL}\left(\frac{\text{mV}}{V}\right) = \frac{\Delta V_{\text{th}}}{\Delta V_{\text{ds}}}.$$
 (7)

3.4.2. Subthreshold Swing. The switching effectivity of low power digital device can be evaluated by the characteristics of drain current at the subthreshold region of device, which

is commonly known as subthreshold swing. The analytical model of subthreshold swing is developed by solving the Poisson's equation in the channel region at cutline position $x = T_f/2$, $y = H_{\text{fin}}$ [38].

According to [39], the subthreshold swing expression is

$$S = \left[\frac{q}{2.3\mathrm{kT}} \frac{\partial \Psi(x, y, z)}{\partial V_{\mathrm{GS}}}\right]^{-1},$$

$$S = \left[\frac{q}{2.3\mathrm{kT}} \left(\frac{\partial \psi_{1D}}{\partial V_{\mathrm{GS}}} + \frac{\partial \psi_{2D}}{\partial V_{\mathrm{GS}}}\right|_{z=0} + \frac{\partial \psi_{2D}}{\partial V_{\mathrm{GS}}}\right|_{z=L_f} + \frac{\partial \psi_{3D}}{\partial V_{\mathrm{GS}}}\left|_{y=0} + \frac{\partial \psi_{3D}}{\partial V_{\mathrm{GS}}}\right|_{y=H_{\mathrm{fin}}}\right)^{-1}.$$
(8)

3.5. Off Current. Off current is directly depending on Subthreshold Slope (SS). It can be calculated by following equation [40]:

$$I_{\rm off} = 100 \frac{W}{L} 10^{-V_{\rm Th}/\rm SS}.$$
 (9)

3.6. Short Channel Effects in NC-FinFET. Negative capacitance is used to counteract short-channel effects in highly scaled FETs [18, 20, 22]. The key short channel parameter of inverse subthreshold swing can be written as

$$SS = 2.3 \ \frac{K_B T}{q} \frac{\partial V_g}{\partial \psi_s} = 2.3 \ \frac{K_B T}{q} \left(1 + \frac{C_{\rm dip}}{C_{\rm ox}}\right), \qquad (10)$$

where ψ_s is surface potential, K_BT is multiplication of Boltzman constant and temperature, and C_{dep} and C_{ox} are depletion layer capacitance and gate oxide capacitance. In conventional MOSFET, the factor $(1 + C_{dip}/C_{ox})$ is always above unity. By making oxide capacitance negative in nature is one method to lower the value of Subthreshold Swing. If



FIGURE 3: Comparison of on-state saturated current characteristics with variation of oxide, HZO, Al_2O_3 , and HfO_2 in FinFET.



FIGURE 4: Comparison of threshold voltage estimated for HZO, Al_2O_3 , and HfO_2 -based FinFET for different channel length.



FIGURE 5: Comparison of transfer characteristics for HZO, Al_2O_3 , and HfO_2 -based FinFET by varying gate voltage.



FIGURE 6: Comparison of DIBL for HZO, Al_2O_3 , and HfO_2 -based FinFET's keeping channel thickness, *W* fixed at 4 nm and effective channel length, L_{eff} varies from 2 to 16 nm.

ferroelectric material, which adopts the property of negative capacitance, is chosen, this will be attainable [15, 42–44]. Equivalent oxide capacitance (C'_{ox}) in NCFET is achieved by adding ferroelectric (C_F) and dielectric capacitance (C_{ox}) in series.

$$C_{\rm ox}' = \frac{C_{\rm ox}C_F}{C_F - C_{\rm ox}}.$$
 (11)

Therefore, the NCFET's subthreshold swing can be represented as

$$SS = 2.3 \ \frac{K_B T}{q} \frac{\partial V_g}{\partial \psi_s} = 2.3 \ \frac{K_B T}{q} \left(1 + \frac{C_{\rm dip}}{C'_{\rm ox}} \right).$$
(12)

Confirming that the SS for the condition can be lowered to the Boltzmann limit.

Drain Induced Barrier Lowering (DIBL) can be calculated as mentioned in Equation (7). As DIBL depends on threshold voltage, threshold voltage of NCFET computed by the following expression:

$$V'_{\rm Th} = V_{\rm Th0} + |\eta| V_d,$$
(13)

where η is the factor of DIBL and V_{Th0} is threshold voltage at zero drain voltage. The factor of DIBL is positive for conventional MOSFET, on the other hand negative for NCFET [45]. With the increment of drain voltage, the threshold voltage will increase in NCFET and that is opposite to conventional MOSFET. This results to negative DIBL factor. Hence, DIBL is lower for NCFET.



FIGURE 7: Comparison subthreshold swing (SS) for HZO, Al_2O_3 , and HfO_2 -based FinFET's.



FIGURE 8: Comparison of transconductance for HZO, Al_2O_3 , and HfO_2 -based FinFET's by stepping up the gate voltage, V_g from 0 to 2 V.

4. Result and Discussion

The performance parameter like surface potential, threshold voltage along with short channel effects have been studied for negative capacitance ferroelectric hafnium zirconium oxide (HZO) in FinFET (NC-FinFET). Surface potential along the channel length is shown for different dielectric material in Figure 2, considering drain voltage 1 V. FinFET with HZO has higher potential around 0.9 V, while other dielectric-based FinFET has 0.79 V and 0.6 V simultaneously. Furthermore, the rise of potential in drain side of channel is steeper for NC-FinFET. This is due to ferroelectric negative capacitance property of channel, which results faster rising of surface potential [46]. Also, the steeper slope increases the total electric field along with the rate of electron velocity, thus, significantly higher on-state current, shown in Figure 3. For the range of 0 to 1 V of drain voltage, NC-FinFET with HZO shows 3 to 4 times higher drains cur-



FIGURE 9: Comparison of transconductance for HZO, Al_2O_3 , and HfO_2 -based FinFET's keeping channel thickness, *W* fixed at 4 nm and effective channel length, L_{eff} varies from 2 to 16 nm.

rent than FinFET with Al_2O_3 and HfO_2 , respectively. Moreover, sharp change of surface potential restricts increased carrier velocity. Hence, velocity saturation problem is reduced drastically.

The threshold voltage profile for different gate dielectric is shown in Figure 4. HZO-based NC-FinFET exhibits lower threshold voltage, which further results high on-state current together with high operational speed of device [47], whereas the threshold voltages are constant for these three dielectric with decrements of channel length. Ferroelectric thickness [48] and temperature [49] have a significant impact on ferroelectric capacitance. Threshold voltage drops when ferroelectric thickness rises because ferroelectric capacitance reduces because of increased ferroelectric thickness. Besides that, negative oxide capacitance of NCFET might also result in a drop in threshold voltage [50]. Afterwards, the transfer characteristic plotted for different oxide in Figure 5, considering drain voltage 1.2 V, depicts lowest threshold voltage and highest after threshold current for HZO-based NC-FinFET.

The DIBL signifies the difference of threshold voltage with variation of drain voltage. In Figure 6, DIBL's are plotted for three gate dielectrics HZO, HfO_2 , and Al_2O_3 . These curves depict increment of DIBL with the declination of channel length. The maximum level of DIBL for lowering channel length of HZO-based NC-FinFET is about 35.3 mV/V and it is around 54.5 mV/V for HfO_2 -based FinFET. That is because the reverse DIBL effect of negative capacitance material. The overall charge in the channel decreases with rising drain voltage as negative flowing charges are drawn out. As a result, reduction of DIBL is triggered [51]. Because of lower DIBL, the output resistance will be substantially higher for NCFET's. Moreover, drain voltage induced breakdown is significantly reduced for NCFET's [52].

The reciprocal of the steepest slope of transfer characteristics yielded the subthreshold slope (SS). Smaller SS exhibits

FET technology	Drain current (mA)	Threshold voltage (V)	Minimum subthreshold slope	Off current (A)	Transconductance (µS)	DIBL
NC-FinFET with HZO	1.2 mA	0.3 V	60 mV/dec	$6.82 \times 10^{-15} A$	40µS	35.3 mV/ V
FinFET with HfO ₂	0.5 mA	0.67 V	61 mV/dec	$7.30 \times 10^{-15} A$	10µS	54.4 mV/ V
FinFET with Al ₂ O ₃ dielectric	0.15 mA	1.8 V	70 mV/dec	$9.21 \times 10^{-15} A$	0.1µS	67.8 mV/ V
FinFET with SiO ₂ + HfO ₂ dielectric [54]	0.073 mA	0.128 V	72.7 mV/dec	$4.16 \times 10^{-5} A$	_	30 mV/V
Hetero-junction Si _{1-x} Ge _x FinFET [55]	_	_	52.67 mV/dec	$1.38 \times 10^{-18} A$	_	52.37 mV/ V
Bulk MOSFET [56]	_	_	88 mV/dec	$5 \times 10^{-5} A$	_	—
SOI MOSFET [56]	_	_	65 mV/dec	50 μA/μm	_	150 mV/V

TABLE 3: Comparison of different characteristic of FET technology.

lower off state leakage current. In Figure 7, it is demonstrated that the reduction of SS occurs when the channel length is larger. That is because of having the opposite proportionality of channel length and drain current. As HZO has ferroelectric negative capacitance property and higher dielectric constant, therefore SS for HZO-based NC-FinFET reaches theoretical limit of 60 mV/decade. Hence, this lower value presents higher immunity to SCE's [53].

Transconductance is the derivative of transfer characteristics of FET and implies speed of device. In Figure 8, it can be observed that after threshold voltage, transconductance of HZO-based device is significantly shot up and the rate is around 4 times higher than conventional HfO₂-based device. Here, the drain voltage is varied from 0 to 2 V by considering step size of 0.5 V.

As gate length is reduced, the drain depletion zone and source depletion region slowly contact and penetrate each other, reducing barrier heights. Lowering the source barrier increases charge carrier injection via the short channel, and the gate may lose control, hence off-state current increased. It can be seen from Figure 9, FinFET with HZO have less off-state current as compared to HfO₂, and Al₂O₃ dielectric-based FinFET.

Table 3 depicts the figure of merits from mathematical analysis for comparing three-gate oxide from this work and recent literature at a glance. It is seen that the drain current for HZO is around 2 and 10 times higher from FinFET with HfO₂ and Al₂O₃ subsequently. Moreover, 40μ S of transconductance, which is around 4 times higher than conventional HfO₂ gate oxide-based device and significantly lower DIBL. Additionally, FinFET with HZO have comparatively less off-state current from device with other gate oxide.

5. Conclusion

In this research work, the performance parameter of NC-FinFET with HZO in comparison with Al_2O_3 and HfO_2 based FinFET's are investigated. The surface potential, threshold voltage, DIBL, Subthreshold Swing, off current, output, and transfer characteristics are thoroughly investigated for all of three channel dielectrics. The stepper surface potential of HZO-based NC-FinFET is the major cause for the controllability of velocity saturation. The 0.3 V threshold voltage found in NC-FinFET guarantees high on state current, which is 16 times higher than FinFET with $SiO_2 + Hf$ O_2 dielectric. Besides that, the 35.3 mV/V of DIBL and 60 mV/dec of Subthreshold Swing (SS) reveal worthiness of NC-FinFET with HZO in a very low dimension. The offstate current of NC-FinFET is around 98% and 35.04% lower than SiO₂ + HfO₂ dielectric and Al₂O₃ dielectric-FinFET simultaneously. Therefore, hafnium based zirconium-based negative capacitance FinFET device outperforms the conventional FinFET with $\mathrm{Al_2O_3}$ and $\mathrm{HfO_2}$ dielectric in case of suppression of SCE's and off-state current. Hence, it can be the potential candidate for low power and high-speed device fabrication.

Data Availability

The parameter data used to support the findings of this study are included within the article.

Conflicts of Interest

The authors declare that they have no conflicts of interest.

References

- F. D'Agostino and D. Quercia, "Short-channel effects in MOS-FETs," *Introduction to VLSI. design EECS* 467, vol. 70, pp. 71-72, 2000.
- [2] L. D. Yau, "A simple theory to predict the threshold voltage of short-channel IGFET's," *Solid-State Electronics*, vol. 17, no. 10, pp. 1059–1063, 1974.
- [3] L. T. Su, J. B. Jacobs, J. E. Chung, and D. A. Antoniadis, "Deepsubmicrometer channel design in silicon-on-insulator (SOI) MOSFET's," *IEEE Electron Device Letters*, vol. 15, no. 9, pp. 366–369, 1994.
- [4] K. Imai, H. Onishi, K. Yamaguchi et al., "A 0.18 /spl mu/m fully depleted CMOS on 30 nm thick SOI for sub-1.0 V operation," in 1998 Symposium on VLSI Technology Digest of

Technical Papers (Cat. No.98CH36216), pp. 116-117, Honolulu, HI, USA, June 1998.

- [5] H. Xu, Z. Zhang, Z. Wang, S. Wang, X. Liang, and L.-M. Peng, "Quantum capacitance limited vertical scaling of graphene field-effect transistor," ACS Nano, vol. 5, no. 3, pp. 2340– 2347, 2011.
- [6] W.-C. Lee and C. Hu, "Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction-and valenceband electron and hole tunneling," *IEEE Transactions on Electron Devices*, vol. 48, no. 7, pp. 1366–1373, 2001.
- [7] E. P. Gusev, V. Narayanan, and M. M. Frank, "Advanced highκ dielectric stacks with polySi and metal gates: recent progress and current challenges," *IBM Journal of Research and Development*, vol. 50, no. 4.5, pp. 387–410, 2006.
- [8] G. Timp, J. Bude, F. Baumann et al., "The relentless march of the MOSFET gate oxide thickness to zero," *Microelectronics* and *Reliability*, vol. 40, no. 4-5, pp. 557–562, 2000.
- [9] K. Mistry, C. Allen, C. Auth et al., "A 45nm logic technology with high-k+ metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging," in 2007 IEEE International Electron Devices Meeting, pp. 247–250, Washington, DC, USA, December 2007.
- [10] L.-Å. Ragnarsson, T. Chiarella, M. Togo, T. Schram, P. Absil, and T. Hoffmann, "Ultrathin EOT high-κ/metal gate devices for future technologies: challenges, achievements and perspectives (invited)," *Microelectronic Engineering*, vol. 88, no. 7, pp. 1317–1322, 2011.
- [11] V. V. Zhirnov and R. K. Cavin, "Negative capacitance to the rescue?," *Nature Nanotechnology*, vol. 3, no. 2, pp. 77-78, 2008.
- [12] H. Lu and A. Seabaugh, "Tunnel field-effect transistors: stateof-the-art," *IEEE Journal of the Electron Devices Society*, vol. 2, no. 4, pp. 44–49, 2014.
- [13] S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Letters*, vol. 8, no. 2, pp. 405–410, 2008.
- [14] M. Hoffmann, M. Pešić, K. Chatterjee et al., "Direct observation of negative capacitance in polycrystalline ferroelectric HfO2," *Advanced Functional Materials*, vol. 26, no. 47, pp. 8643–8649, 2016.
- [15] M. Kobayashi, N. Ueyama, K. Jang, and T. Hiramoto, "Experimental study on polarization-limited operation speed of negative capacitance FET with ferroelectric HfO₂," in 2016 IEEE International Electron Devices Meeting (IEDM), pp. 12-13, San Francisco, CA, USA, December 2016.
- [16] D. Kwon, S. Cheema, N. Shanker et al., "Negative capacitance FET with 1.8-nm-thick Zr-doped HfO₂ oxide," *IEEE Electron Device Letters*, vol. 40, no. 6, pp. 993–996, 2019.
- [17] S. S. Mahtab, M. J. Alam, A. M. Khan, Z. Uddm, A. A. Mamun, and M. M. Uddin, "Optimization of InSb QWFET layer structure for high-speed and low power nano electronics applications," in 2017 4th International Conference on Advances in Electrical Engineering (ICAEE), pp. 707–711, Dhaka, Bangladesh, September 2017.
- [18] A. I. Khan, K. Chatterjee, J. P. Duarte et al., "Negative capacitance in short-channel FinFETs externally connected to an epitaxial ferroelectric capacitor," *IEEE Electron Device Letters*, vol. 37, no. 1, pp. 111–114, 2016.
- [19] H. Agarwal, P. Kushwaha, J. P. Duarte et al., "Designing 0.5 V 5-nm HP and 0.23 V 5-nm LP NC-FinFETs with improved \${I}_{ \mathrm{\scriptscriptscriptscriptscriptscripts} sensitivity in presence of par-

asitic capacitance," *IEEE Transactions on Electron Devices*, vol. 65, no. 3, pp. 1211–1216, 2018.

- [20] A. Sharma and K. Roy, "Design space exploration of hysteresis-free HfZrOx-based negative capacitance FETs," *IEEE Electron Device Letters*, vol. 38, no. 8, pp. 1165–1167, 2017.
- [21] E. Ko, J. W. Lee, and C. Shin, "Negative capacitance FinFET with Sub-20-mV/decade subthreshold slope and minimal hysteresis of 0.48 V," *IEEE Electron Device Letters*, vol. 38, no. 4, pp. 418–421, 2017.
- [22] T. Dutta, G. Pahwa, A. R. Trivedi, S. Sinha, A. Agarwal, and Y. S. Chauhan, "Performance evaluation of 7-nm node negative capacitance FinFET-based SRAM," *IEEE Electron Device Letters*, vol. 38, no. 8, pp. 1161–1164, 2017.
- [23] H. Ota, T. Ikegami, J. Hattori, K. Fukuda, S. Migita, and A. Toriumi, "Fully coupled 3-D device simulation of negative capacitance FinFETs for sub 10 nm integration," in 2016 IEEE International Electron Devices Meeting (IEDM), pp. 12.4.1–12.4.4, San Francisco, CA, USA, December 2016.
- [24] H.-P. Lee and P. Su, "Suppressed fin-LER induced variability in negative capacitance FinFETs," *IEEE Electron Device Letters*, vol. 38, no. 10, pp. 1492–1495, 2017.
- [25] T. Dutta, G. Pahwa, A. Agarwal, and Y. S. Chauhan, "Impact of process variations on negative capacitance FinFET devices and circuits," *IEEE Electron Device Letters*, vol. 39, no. 1, pp. 147– 150, 2018.
- [26] Y.-K. Lin, H. Agarwal, M. Y. Kao et al., "Spacer engineering in negative capacitance FinFETs," *IEEE Electron Device Letters*, vol. 40, no. 6, pp. 1009–1012, 2019.
- [27] J. P. Duarte, Y.-K. Lin, Y.-H. Liao et al., "Negative-capacitance FinFETs: numerical simulation, compact modeling and circuit evaluation," in 2018 International conference on simulation of semiconductor processes and devices (SISPAD), pp. 123–128, Austin, TX, USA, September 2018.
- [28] Z.-A. Zheng and V. P.-H. Hu, "Improved read stability and writability of negative capacitance FinFET SRAM cell for subthreshold operation," in 2019 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5, Sapporo, Japan, May 2019.
- [29] A. D. Gaidhane, G. Pahwa, A. Verma, and Y. S. Chauhan, "Gate-induced drain leakage in negative capacitance Fin-FETs," *IEEE Transactions on Electron Devices*, vol. 67, no. 3, pp. 802–809, 2020.
- [30] H. K. Jung, "Threshold voltage dependence on bias for FinFET using analytical potential model," *Journal of Information and Communication Convergence Engineering*, vol. 8, no. 1, pp. 107–111, 2010.
- [31] N. Fasarakis, A. Tsormpatzoglou, D. H. Tassis et al., "Analytical unified threshold voltage model of short-channel FinFETs and implementation," *Solid-State Electronics*, vol. 64, no. 1, pp. 34–41, 2011.
- [32] G. Katti, N. DasGupta, and A. DasGupta, "Threshold voltage model for mesa-isolated small geometry fully depleted SOI MOSFETs based on analytical solution of 3-D Poisson's equation," *IEEE Transactions on Electron Devices*, vol. 51, no. 7, pp. 1169–1177, 2004.
- [33] Y.-S. Wu and P. Su, "Sensitivity of gate-all-around nanowire MOSFETs to process variations—a comparison with multigate MOSFETs," *IEEE Transactions on Electron Devices*, vol. 55, no. 11, pp. 3042–3047, 2008.

- [34] C. Beer, Fabrication and Characterisation of Novel Ge MOS-FETs, PhD Thesis, University of Warwick, 2007.
- [35] N. E. I. Boukortt, B. Hadri, S. Patane, A. Caddemi, and G. Crupi, "Electrical characteristics of 8-nm SOI n-FinFETs," *SILICON*, vol. 8, no. 4, pp. 497–503, 2016.
- [36] M. Mustafa, T. A. Bhat, and M. R. Beigh, "Threshold voltage sensitivity to metal gate work-function based performance evaluation of double-gate N-FinFET structures for LSTP technology," *World Journal of Nano Science and Engineering*, vol. 3, no. 1, pp. 17–22, 2013.
- [37] H.-S. Huang, S.-Y. Chen, Y.-H. Chang, H.-C. Line, and W.-Y. Lin, "TCAD simulation of using pocket implant in 50nm n-MOSFETs," in *International symposium on nano science and technology*, pp. 20-21, Tainan, Taiwan, 2004.
- [38] R. Das and S. Baishya, "Analytical modeling of threshold voltage and subthreshold swing in Si/Ge heterojunction FinFET," *Applied Physics A: Materials Science & Processing*, vol. 125, no. 10, pp. 1–9, 2019.
- [39] G. Pei, J. Kedzierski, P. Oldiges, M. Ieong, and E.-C. Kan, "Fin-FET design considerations based on 3-D simulation and analytical modeling," *IEEE Transactions on Electron Devices*, vol. 49, no. 8, pp. 1411–1419, 2002.
- [40] S. K. Mohapatra, K. P. Pradhan, and P. K. Sahu, "Some device design considerations to enhance the performance of DG-MOSFETs," *Transactions on Electrical and Electronic Materials*, vol. 14, no. 6, pp. 291–294, 2013.
- [41] Z. Zhang, G. Xu, Q. Zhang et al., "FinFET with improved subthreshold swing and drain current using 3-nm ferroelectric Hf 0.5 Zr 0.5 O 2," *IEEE Electron Device Letters*, vol. 40, no. 3, pp. 367–370, 2019.
- [42] A. I. Khan, K. Chatterjee, B. Wang et al., "Negative capacitance in a ferroelectric capacitor," *Nature Materials*, vol. 14, no. 2, pp. 182–186, 2015.
- [43] A. I. Khan, D. Bhowmik, P. Yu et al., "Experimental evidence of ferroelectric negative capacitance in nanoscale heterostructures," *Applied Physics Letters*, vol. 99, no. 11, article 113501, 2011.
- [44] D. J. R. Appleby, N. K. Ponon, K. S. K. Kwa et al., "Experimental observation of negative capacitance in ferroelectrics at room temperature," *Nano Letters*, vol. 14, no. 7, pp. 3864– 3868, 2014.
- [45] C. Jin, T. Saraya, T. Hiramoto, and M. Kobayashi, "Transient negative capacitance as cause of reverse drain-induced barrier lowering and negative differential resistance in ferroelectric FETs," in 2019 Symposium on VLSI Technology, pp. T220– T221, Kyoto, Japan, June 2019.
- [46] K. Chatterjee, Design and Characterization of Ferroelectric Negative Capacitance, University of California, Berkeley, 2018.
- [47] C. Hu, Modern Semiconductor Devices for Integrated Circuits, vol. 2, Prentice Hall Upper Saddle River, NJ, 2010.
- [48] B. Awadhiya, P. N. Kondekar, and A. D. Meshram, "Passive voltage amplification in non-leaky ferroelectric–dielectric heterostructure," *Micro & Nano Letters*, vol. 13, no. 10, pp. 1399– 1403, 2018.
- [49] B. Awadhiya, P. N. Kondekar, and A. D. Meshram, "Analogous behavior of FE-DE heterostructure at room temperature and ferroelectric capacitor at Curie temperature," *Superlattices and Microstructures*, vol. 123, pp. 306–310, 2018.
- [50] B. Awadhiya, P. N. Kondekar, S. Yadav, and P. Upadhyay, "Insight into threshold voltage and drain induced barrier lowering in negative capacitance field effect transistor," *Transac*-

tions on Electrical and Electronic Materials, vol. 22, no. 3, pp. 267–273, 2021.

- [51] A. I. Khan, C. W. Yeung, H. Chenming, and S. Salahuddin, "Ferroelectric negative capacitance MOSFET: capacitance tuning & antiferroelectric operation," in 2011 International Electron Devices Meeting, pp. 11.3.1–11.3.4, Washington, DC, USA, December 2011.
- [52] D. Kwon, K. Chatterjee, A. J. Tan et al., "Improved subthreshold swing and short channel effect in FDSOI n-channel negative capacitance field effect transistors," *IEEE Electron Device Letters*, vol. 39, no. 2, pp. 300–303, 2017.
- [53] W. Cao and K. Banerjee, "Is negative capacitance FET a steepslope logic switch?," *Nature Communications*, vol. 11, no. 1, pp. 1–8, 2020.
- [54] Y. Ding, X. Luo, E. Shang, S. Hu, S. Chen, and Y. Zhao, "A device design for 5 nm logic FinFET technology," in 2020 *China semiconductor technology international conference* (CSTIC), pp. 1–5, Shanghai, China, June 2020.
- [55] S. Verma and S. L. Tripathi, "Effect of mole fraction and fin material on performance parameter of 14 nm heterojunction Si1-xGex FinFET and application as an inverter," *SILICON*, vol. 14, no. 14, pp. 8793–8804, 2022.
- [56] A. Samal, S. L. Tripathi, and S. K. Mohapatra, "A journey from bulk MOSFET to 3 nm and beyond," *Transactions on Electrical* and Electronic Materials, vol. 21, no. 5, pp. 443–455, 2020.