

Research Article

Modeling of Memristive and Memcapacitive Behaviors in Metal-Oxide Junctions

M. G. A. Mohamed,^{1,2} HyungWon Kim,¹ and Tae-Won Cho¹

¹ Electronic Engineering Department, Chungbuk National University, Cheongju 361-763, Republic of Korea

² Electrical Engineering Department, Faculty of Engineering, Minia University, Al-Minya 61111, Egypt

Correspondence should be addressed to HyungWon Kim; hwkim@cbnu.ac.kr

Received 13 June 2014; Revised 20 September 2014; Accepted 20 September 2014

Academic Editor: Dalibor Bielek

Copyright © 2015 M. G. A. Mohamed et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Memristive behavior has been clearly addressed through growth and shrinkage of thin filaments in metal-oxide junctions. Capacitance change has also been observed, raising the possibility of using them as memcapacitors. Therefore, this paper proves that metal-oxide junctions can behave as a memcapacitor element by analyzing its characteristics and modeling its memristive and memcapacitive behaviors. We develop two behavioral modeling techniques: charge-dependent memcapacitor model and voltage-dependent memcapacitor model. A new physical model for metal-oxide junctions is presented based on conducting filaments variations, and its effect on device capacitance and resistance. In this model, we apply the exponential nature of growth and shrinkage of thin filaments and use Simmons' tunneling equation to calculate the tunneling current. Simulation results show how the variations of practical device parameters can change the device behavior. They clarify the basic conditions for building a memcapacitor device with negligible change in resistance.

1. Introduction

Capacitor, resistor, and inductor are the three basic circuit elements which were invented by Ewald Georg von Kleist in 1745, Georg Simon Ohm in 1827, and Michael Faraday in 1831, respectively. These elements were constructed by experimental trials to observe the lumped behavior of relevant measurable electrical parameters across the devices [1]. Chua theoretically postulated the fourth passive element (memristor) in 1971 while trying to establish a missing constitutive relationship between the electrical charge and the magnetic flux [2]. Few years later, exactly in 1976, Chua and Kang extended the concept of the memristor (ideal memristor) to a broader class of memristive devices (generalized memristors) and systems proving that pinched hysteresis loop is their main feature [3]. Initial attempts had been done to build Chua's memristor with the help of active and passive elements [2, 3], while there was no physical realization for a passive physical device to show the memristive behavior because of the complexity involved in implementing memristors [4]. As a result memristors were almost forgotten, until Strukov et al., at

Hewlett-Packard, accidentally observed the memristive behavior in nanoscale cross-point resistive switches in their memory architecture [5, 6]. However resistive switches are not new [7]. They were first reported in 1960s with a simple metal-insulator-metal (MIM) structure [8–11] and developed in 1990s by including complex metal oxides [12, 13] and binary metal oxides [14, 15] as sandwiched materials. Recent reviews provide excellent broad overviews and a useful taxonomy of the proposed switching and conduction mechanisms of the various types of ReRAM [16–21]. Since then, memristors and memristive devices have been the focal point for researchers in material science, physics, and electronic engineering because of their passivity, nonvolatile properties, memory property, and nanodimensions.

Nanofeatures and ionic transport mechanism inherited in memristors introduce new challenges such as modeling, characterization, and system architectures. This interest is extended to other mem-elements [22] which include memcapacitors and meminductors to widen their application areas to memory devices and circuit design. These new devices can completely transform the current CMOS digital technology




FIGURE 1: Classification of circuit elements (mem-elements and basic passive elements). (a) Illustration of circuit elements through a sequence of differentials of current and voltage. Mem-elements exhibit memory properties which convert nonlinear relation as in (b) to pinched hysteresis loop as in (c). (x, y) represents (φ, q) , $(\varphi, \int q dt)$, and $(q, \int \varphi dt)$ for memristor, memcapacitor, and meminductor, respectively, in case of nonlinear relations in (b), while (x, y) represents (v, i) for memristor, (q, v) for memcapacitor, and (φ, i) for meminductor in case of pinched hysteresis loops in (c).

to a neuromorphic hybrid CMOS/mem-elements technology. They can open new areas for memory system design, multi-valued logics, and artificial intelligence.

Memristive behavior was observed within the diffusion of metal cation and reduction/oxidation in metal-oxide junctions which have been addressed in the past two decades [17, 23–26]. Fabricated devices with different structure, sandwiched materials [27], and metal electrodes [28] have entailed either bipolar or unipolar switching behaviors. Therefore, extensive research has been done to better understand current memristor device characteristics during the past three years and hundreds of papers have been published in a short time. The underlying principle of the switching mechanism and previous published experimental work illuminate the possibility of existence of a memcapacitor device [24]. Memcapacitors and memristors are similar in their behavioral characteristics in that both depend on growth/shrinkage of filaments. In this paper, modeling techniques for the behavior of one of the most important mem-elements (memcapacitor) are proposed. Memcapacitors can be the basic element for future memory architectures.

This paper is organized as follows. Section 2 gives brief explanation of mem-elements and compares their merits with basic passive elements. Section 3 presents behavioral modeling techniques for the memcapacitor. Section 4 discusses our memcapacitor physical model based on metal-oxide junction structure. Simulation results and discussions are given in Section 5, where the conditions for building a memcapacitor device with negligible memristive effects are highlighted. Finally, conclusions are presented in Section 6.

2. Mem-Elements

Memristive behavior has been observed through the investigation of nanostructures [6]. As highlighted by Chua and Kang in their classic paper, a memristor device has a relation between the first derivatives of current and voltage which

changes the linear relation of a normal resistor to pinched hysteresis loop [3] as shown in Figure 1. Di Ventra et al. [22] extended the notion of memristive systems to capacitive and inductive elements setting up another group of elements “mem-elements”—memristor, memcapacitor, and meminductor. Mem-elements differ from basic passive elements in exhibiting memory property which converts the linear relation to a pinched hysteresis loop.

For better understanding, there is a generalized model which represents the behavior of mem-devices [22]. It is supposed that x denotes a variable describing the internal state of the system. $u(t)$ and $y(t)$ are any two complementary constitutive variables (i.e., current i , charge q , voltage v , or flux φ) denoting input and output of the system, and g is a generalized response. Then a general class of n th-order u -controlled memory devices is defined as

$$y(t) = g(x, u, t) u(t),$$

$$\dot{x} = f(x, u, t), \tag{1}$$

where f is a continuous n -dimensional vector function. Figure 1 simplifies the relation of the three mem-elements to illustrate the definition of each one [29]. For example, the memcapacitor is a capacitor whose capacitance is defined as a state function of voltage or charge changing with time. In the same fashion, the memristor can be defined as a resistor whose resistance is defined as a state function of current or voltage changing with time, and the meminductor is an inductor whose inductance is defined as a state function of current or flux changing with time.

Figure 2 presents the periodic table of circuit elements to investigate all possible relations through a sequence of current derivatives and voltage derivatives. This periodic table was first introduced by [30]. Each device is named by (α, β) in which (α, β) -element represents an element with a relation between α -derivative of voltage $v^{(\alpha)}(t)$ and β -derivative of current $i^{(\beta)}(t)$. This table shows an interesting property that




FIGURE 2: Periodic table of circuit elements [22]. Group 1 contains the three basic passive well known elements, while group 2 contains the basic mem-elements.

all elements in the table show one of the following basic behaviors in certain fashion: resistive (positive or negative), capacitive, or inductive.

For instance, ideal resistor has a relation between voltage $v(t)$ and current $i(t)$, whereas ideal capacitor has a relation between first derivative of voltage $v^{(1)}(t)$ and current $i(t)$. In a similar fashion, ideal inductor has a relation between voltage $v(t)$ and first derivative of current $i^{(1)}(t)$; see group 1 of Figure 2. However mem-elements in group 2 show the following relations: memristor $(-1, -1)$ shows a relation between first integration for current and first integration of voltage, memcapacitor $(0, -1)$ shows a relation between first integration for current and voltage, and meminductor $(-1, 0)$ shows a relation between current and first integration of voltage.

3. Behavior Modeling of Memcapacitor

Capacitor is one of the basic elements, which was invented in 1745 by Ewald Georg after discovering that the charge can be stored by connecting high voltage generator to a volume of

water. Nowadays the capacitor is the most important passive element in VLSI circuits especially because of parasitic capacitances and their huge effect on circuit behavior. Therefore it is often necessary to model variable parasitic capacitances in VLSI circuits.

3.1. Variable Capacitor Modeling. A capacitor with variable capacitance C which is represented by a function f_{ctrl} can be modeled as follows:

$$q(t) = Cv(t), \tag{2}$$

$$i(t) = C \frac{dv(t)}{dt}, \tag{3}$$

where $v(t)$ is the applied voltage across the capacitor and $q(t)$ is the charge accumulated over its terminals.

Equations (2) and (3) illustrate the principles for building a variable capacitor model. The variable capacitor can be modeled in two ways: a voltage source which is controlled by integration of current as shown in Figure 3(a) or a current source which is controlled by differentiation of voltage




FIGURE 3: Schematic diagram of the variable capacitor model using a controlled voltage source and a separate integrator circuit to calculate charge by integration of current as in (a) or a controlled current source and a separate differentiator circuit to calculate the differentiation of voltage as in (b). The capacitance is considered to be controlled by a function f_{ctrl} which can be chosen to be dependent on the applied voltage, the passing charge, or any other variable.

as shown in Figure 3(b). In these modeling techniques of variable capacitor, separate capacitor circuits have to be included in order to determine the integration of current or differentiation of voltage.

3.2. Memcapacitor Modeling. Equations (1) give a general behavior for mem-elements. They can be rewritten to model memcapacitor in two ways as follows.

(1) Voltage-dependent memcapacitor:

$$\begin{aligned} q(t) &= C(x, v, t) v(t), \\ \dot{x} &= f(x, v, t). \end{aligned} \quad (4)$$

(2) Charge-dependent memcapacitor:

$$\begin{aligned} v(t) &= C^{-1}(x, q, t) q(t), \\ \dot{x} &= f(x, q, t). \end{aligned} \quad (5)$$

From (4)-(5), it is clear that memcapacitor is a voltage or charge controlled variable capacitor. A pinched hysteresis loop behavior between voltage and charge is also the main property of memcapacitor. Therefore memcapacitance can be easily represented by using the basic formula for a capacitor as by (2) and modeling it using a controlled voltage or current source. Their values are determined by an equation depending on charge or voltage as shown in Figure 4, and therefore they show the pinched hysteresis loop behavior.

Let us consider a simple structure for the memcapacitor device that consists of a dielectric material sandwiched between two metal plates: fixed and moving ones as shown in Figure 4(a) which was previously published by Bielek et al. [31, 32]. The device capacitance is given by

$$C = \frac{\epsilon A}{x(t) d}, \quad (6)$$

where ϵ is the permittivity of the gap material, A is the plate cross section area, d is the maximum separation between

the two plates, $x(t)$ is a positive state variable whose value is less than 1, and $x(t)d$ is the dielectric thickness in a certain time t . The state variable $x(t)$ defines the boundaries between 0 and 1 (or $0 < x_{min} < x(t) < x_{max} < 1$).

3.2.1. Voltage-Dependent Memcapacitor Model. For voltage-dependent memcapacitor, the change in the position of the moving plate is linearly proportional to the applied voltage over the memcapacitor device. The following equation is proposed to calculate the change in the separation of the two plates:

$$\dot{x} = -k v(t) f(x, v, t). \quad (7)$$

To confine boundary conditions, the window function $f(x, v, t)$ is included as done in the published work [6, 33]. The following window function insures the boundary conditions ($0 < x(t) < 1$) and depends on voltage:

$$f(x, v, t) = 1 - (x(t) - \text{stp}(v))^{2P}, \quad (8)$$

where P is a parameter that can control the nonlinearity of the window function and $\text{stp}(v)$ is a step function which equals 1 for $v > 0$ and 0 for $v \leq 0$. This window function limits the value of x between two values $x_{min} = 0$ and $x_{max} = 1$. However it can be modified to include variable boundary limits as follows:

$$\begin{aligned} f(x, v, t) &= \delta - \vartheta (x(t) - \text{stp}(v))^{2P}, \\ \delta &= x_{max}, \\ \vartheta &= x_{max} - x_{min}. \end{aligned} \quad (9)$$

In the case of the voltage-dependent memcapacitor, we can use (2) and (6) to derive the model by using integration as follows:

$$\frac{d}{dt}(q(t)) = \frac{d}{dt} \left(\frac{\epsilon A}{x(t)} v(t) \right), \quad (10)$$

$$i(t) = \epsilon A \left(\frac{\dot{v}(t) x(t) - v(t) \dot{x}(t)}{x^2(t)} \right). \quad (11)$$

This way, we propose to model the memcapacitor device with a controlled current source to calculate (11) with introduction of other circuit components to get the state and voltage differentiation as shown in Figure 4(b).

3.2.2. Charge-Dependent Memcapacitor Model. For a charge-dependent memcapacitor device, the moving plate is assumed to be linearly dependent on the amount of charge passing through the device

$$\dot{x} = -k q(t) f(x, q, t), \quad (12)$$

where $f(x, q, t)$ represents the window function that depends on the charge as follows:

$$f(x, q, t) = \delta - \vartheta (x(t) - \text{stp}(q))^{2P}. \quad (13)$$




FIGURE 4: General behavioral model for a memcapacitor. (a) Device structure as a basic variable capacitor as published in [31, 32]. (b) A flow diagram of voltage-dependent memcapacitor model. (c) A flow diagram of charge-dependent memcapacitor model using a controlled voltage source. Other block diagrams are included to calculate the state and control functions in (b) and (c). The state calculation block diagrams use a function $f(x, v, t)$ as in (b) or $f(x, q, t)$ as in (c) which are multiplied to the window function wf and then fed to an integrator.

By substituting (6) into (2), the charge-dependent memcapacitor can be described as follows:

$$v(t) = \frac{x(t)d}{\epsilon A} \left(\int i(t) dt + q(0) \right). \quad (14)$$

Therefore the charge-dependent memcapacitor device is modeled with a controlled voltage source with introduction of other circuit components to calculate its state and charge with current integration as shown in Figure 4(c).

Figures 4(b) and 4(c) show the flow diagram for the voltage and charge-dependent memcapacitor models. They illustrate how (11) and (14) are used to build a memcapacitance model in a simple way. By simulating this model in SPICE with various voltage waveforms as shown in Figure 5, we indeed obtain a pinched hysteresis loop between voltage and charge ensuring that our proposed techniques accurately model the memcapacitive behavior. Whenever a sinusoidal voltage is applied as shown in Figure 5(a), the model generates a sinusoidal current with 90° phase shift and variable current amplitude ensuring that this device is a capacitor with a variable capacitance over time. The state plot also shows that the device state changes with time illustrating that the capacitance is not constant. However the current-voltage plots form Lissajous figures showing that it is a capacitor with different values of capacitances. Whenever a pulse-shaped voltage is applied as shown in Figure 5(b), the current increases in case of changing voltage from a state to the other and tends to zero in case of no change in voltage. The state is also changing with each pulse decreasing with positive voltage and increasing with negative voltage producing opposite changes in capacitance.

4. Physical Modeling of Metal-Oxide Junctions

This section discusses modeling of the metal-oxide junction taking into consideration the parasitic capacitance values between the two metal electrodes and thin films constructed within the insulator layer. In the past, metal-oxide junction

has been considered as a common structure that shows memristive behavior [34]. Recently various materials have also been used to fabricate this device [23, 35]. Using the structure, some changes in dimensions and number of insulator layers sandwiched between metal electrodes have been examined [16]. It has been shown that these changes have large impact on the device behavior and so lead to capacitance changes as well as resistance changes [26]. As a result, the metal-oxide structures that show memristive behavior can also be used as memcapacitive devices.

In this case, we suggest that the device has to be modified to keep high on/off resistances to eliminate memristive behavior. Filament growth/shrinkage through the device also has to be voltage or charge dependent as presented in (4)-(5) to keep the pinched hysteresis loop behavior. However, fabrication of a metal-oxide junction with an addition of multilayer sandwiched materials of high permittivity tends to have more prominent memcapacitive behavior. Therefore it can keep the resistance high, even with full filament growth. Figure 6 shows the basic structure of this device and filament growth.

The gap-type ionic switch [23, 35] shows a good memristive structure with using Ag_2S as a sandwiched material between platinum electrodes (Figure 6(a)). Modifying this device by changing the material or the gap size will greatly affect the device behavior [7]. Using a high-K dielectric may also help eliminate memristive behavior and clearly show the memcapacitive behavior.

Metal-oxide junction, shown in Figure 6, experiences two current components: tunneling current $i_t(t)$ and the capacitive current $i_c(t)$ [36]. It can be modeled by a controlled current source whose value equals a summation of both current components. Therefore modeling of such junctions goes through three steps of calculations: device state, capacitive current, and tunneling current.

4.1. Device State. Figure 6(b) shows steps of filament growth through the junction by ions migration causing filament




FIGURE 5: SPICE simulation results for a memcapacitor device using the proposed behavioral model with applying a sinusoidal voltage with 1 V amplitude as in (a) and a sequence of pulses with positive and negative polarities as in (b). In case of sinusoidal voltage in (a), the current is shifted by 90° and the device state changes smoothly in phase with applied voltage. In case of (b), the current almost equals zero when the voltage keeps constant, while it changes when there is a low-to-high transition or high-to-low transition. Device state also changes when the voltage is not zero. Current-voltage plot shows elliptic curve highlighting the capacitive behavior in (a) while it shows a pinched loop in (b) because the current and voltage drop to zero in the same time. The pinched hysteresis loops in current-voltage plots highlight device memory property in both cases. Simulation parameters: $x_{\min} = 0$, $x_{\max} = 1$, $A = 20E - 20$, $A = 20E - 20$, $d = 20E - 10$, $P = 4$, and $\varepsilon = 10$.

growth/shrinkage that considerably affects device resistance and capacitance. The device passes through two steps of filament growth:

- (1) change in filament length and cross section area simultaneously (steps 1–4),
- (2) change in filament cross section area with constant length (steps 4–6).

Therefore it is essential to determine both filament length and cross section area. Assume that the gap separating top metal and filament has a length $x(t)d$ and the cross section area of the filament is $m(t)A$. Here d is the thickness of

the sandwiched layer that experiences filament growth and A is the cross section area of the device. It is known by [23] that the filament position is exponentially affected by tunneling current $i_t(t)$ as follows:

$$\frac{dx(t)}{dt} = Ke^{((-E+Di_t(t))/k_B T)}. \quad (15)$$

Here E is the activation energy, k_B is Boltzmann constant, T is temperature, and K and D are the constants to scale the nonlinearity. The differences of the derivative of filament




FIGURE 6: Gap-type ionic switch structure. (a) Device schematic formed in crossbar structure published in [23]. (b) Steps of filament growth through the junction (steps 1-4 show changes in filament length and cross section area, while steps 4-5 show changes in filament cross section area).

growth and shrinkage rates yield different coefficients, that is, K_s and D_s for shrinkage and K_g and D_g for growth:

$$\frac{dx(t)}{dt} = -K_s \text{stp}(i_t(t)) \exp\left(\frac{-E + D_s i_t(t)}{k_B T}\right) + K_g \text{stp}(-i_t(t)) \exp\left(\frac{-E - D_g i_t(t)}{k_B T}\right). \quad (16)$$

To impose boundary conditions on (15) and (16), a window function $f(x, i_t, t)$ is introduced to the right hand side of these equations. An exponential function is proposed for the boundary conditions to reflect the exponential nature of the filament growth as follows:

$$f(x, i_t, t) = \delta_x - \vartheta_x \sqrt{(\text{stp}(-i_t(t)) - x(t))^2} * \exp\left(-P \sqrt{(\text{stp}(i_t(t)) - x(t))^2}\right), \quad (17)$$

$$\delta_x = x_{\max}, \quad (18)$$

$$\vartheta_x = x_{\max} - x_{\min}. \quad (19)$$

The exponential function is applied by (17) using the current device state in order to follow the behavior of filament growth/shrinkage. The square root for the second power of term $\text{stp}(i_t(t)) - x(t)$ is also used to keep its positive value. As analyzed in the published work [17, 23–28] examining the metal-oxide junction characteristics, it can be observed that there are numerous factors affecting the filament growth/shrinkage behavior. However there are difficulties to get experimental data about filament length and cross section area. Therefore the following constraints are introduced to facilitate modeling of these devices.

- (1) Filament growth occurs partially through the device cross section area [17, 35].

- (2) All filaments have the same length.
- (3) Gap permittivity and oxide permittivity are constant with respect to ions migration through the device.
- (4) The total cross section area of all filaments varies exponentially with tunneling current.

Hence the filament cross section area $m(t)A$ can be modeled as exponentially proportional to tunneling current $i_t(t)$, where A is the cross section area of the junction:

$$\frac{dm(t)}{dt} = \left(B_s \text{stp}(i(t)) \exp\left(\frac{-E + w_s i_t(t)}{k_B T}\right) + B_g \text{stp}(-i(t)) \exp\left(\frac{-E + w_g i_t(t)}{k_B T}\right) \right) f(m, i_t, t), \quad (20)$$

$$f(m, i_t, t) = \delta_m - \vartheta_m \sqrt{(\text{stp}(i_t(t)) - m(t))^2} * \exp\left(-P \sqrt{(\text{stp}(-i_t(t)) - m(t))^2}\right), \quad (21)$$

$$\delta_m = m_{\max}, \quad (22)$$

$$\vartheta_m = m_{\max} - m_{\min}. \quad (23)$$

As shown in Figure 6(b), (21) is used to model the exponential behavior and has to be applied in two stages using different factors ($B_{s1}, B_{g1}, w_{s1}, w_{g1}, \delta_{A1}, \vartheta_{A1}$ for changes from m_{\min} to $m_{\max 1}$ and $B_{s2}, B_{g2}, w_{s2}, w_{g2}, \delta_{A2}, \vartheta_{A2}$ for changes from $m_{\max 1}$ to $m_{\max 2}$): the first step changes the cross section area from m_{\min} to $m_{\max 1}$ simultaneously with changing the gap thickness from x_{\max} to x_{\min} , and the second step also changes the cross section area from $m_{\max 1}$ to $m_{\max 2}$ by




FIGURE 7: Device structure with cylindrical filaments constructed within the sandwiched layer showing (a) all capacitance components. (b) Capacitance components affecting total device capacitance.

increasing the tunneling current after the full filament growth ($x(t) = x_{\min}$). Here δ_{m1} , δ_{m2} , ϑ_{m1} , and ϑ_{m2} stand for $m_{\max 1}$, $m_{\max 2}$, $m_{\max 1} - m_{\min}$, and $m_{\max 2} - m_{\max 1}$, respectively.

4.2. *Capacitive Current.* The device capacitances can be determined by using the structure given in Figure 7 as follows.

- (1) Capacitances between filaments.
- (2) Capacitances between the top of the filaments and the upper metal.
- (3) Gap capacitance.
- (4) Oxide capacitance.

As shown in Figure 7(b), these capacitances can be reduced to three components, where the first component is short-circuited by the bottom metal. Therefore the total capacitance C_{tot} can be calculated as follows:

$$\begin{aligned}
 C_{\text{tot}}(t) &= C_{\text{filament}}(t) + \frac{C_{\text{gap}}(t) C_{\text{oxide}}(t)}{C_{\text{gap}}(t) + C_{\text{oxide}}(t)}, \\
 C_{\text{filament}}(t) &= \frac{A}{d_1} \epsilon_{\text{gap}} \frac{m(t)}{x(t)}, \\
 C_{\text{gap}}(t) &= \frac{A}{d_1} \epsilon_{\text{gap}} (1 - m(t)), \\
 C_{\text{oxide}}(t) &= \frac{A}{d_2} \epsilon_{\text{oxide}} (1 - m(t)),
 \end{aligned} \tag{24}$$

where $m(t)A$ represents the effective cross section area of all filaments combined together, $(1 - m(t))A$ is the portion of junction cross section area that does not show any filament growth, ϵ_{gap} is the gap permittivity, ϵ_{oxide} is the oxide permittivity, and d_1 , d_2 are the gap thickness and the oxide thickness, respectively, as shown in Figure 7.

4.3. *Tunneling Current.* The tunneling current titled in the metal-oxide junctions is a function of the applied voltage [37, 38]. Figure 7(b) shows a simplified device structure which can be used to recognize the tunneling current components. Through the structure, two components of the tunneling current can be considered. The first component is between the filament and the opposite metal electrode. The second component is across the all sandwiched layers between the two metal electrodes which can be ignored because the thickness of the sandwiched materials is much larger than that of the separation between the filament and the top material. Therefore the first component is dominant component. It can be calculated using Simmons' tunneling equation between dissimilar metals as introduced by [37]. The tunneling current is a function of the applied voltage, gap thickness, and barrier heights at the interface of electrode (or filament) and gap. Table 1 presents Simmons' tunneling equation briefly, while the appendix gives more details. This equation represents the first tunneling current component $i_t(t)$ that passes through the cross section area $m(t)A$ of the filaments of the junction.

4.4. *Model Structure.* The growth/shrinkage of thin filaments depends on the tunneling current which is controlled by the applied electric field. Hence we can model the memcapacitor device with a controlled current source as shown in the previous section:

$$i(t) = i_c(t) + i_t(t), \tag{25}$$

where $i_c(t)$ is the capacitive current and $i_t(t)$ is the tunneling current. Capacitive current is majored by the charge accumulation on device plates across the gap and can be calculated as follows:

$$i_c(t) = \dot{C}_{\text{tot}}(t) v(t) + C_{\text{tot}}(t) \dot{v}(t). \tag{26}$$

The differentiation of capacitance $\dot{C}_{\text{tot}}(t)$ can be determined by measuring the current passing through a capacitance connected with a voltage source whose value equals the total capacitance of the junction $C_{\text{tot}}(t)$. The differentiation of voltage as well can be determined in the same way.

There are three steps for modeling of the junction as presented in the flow diagram of the junction modeling shown in Figure 8. The first step goes through device capacitance and capacitive current calculation. The second step uses Simmons' tunneling equation for tunneling current calculation. Finally the device state is calculated to be used for the next time step. We also need two integration circuits to get the values of $x(t)$ and $m(t)$ and two differentiation circuits to get the values of $\dot{v}(t)$ and $\dot{C}_{\text{tot}}(t)$.

In summary, thin film devices have two current components that determine the device behavior. The capacitive current component is out of phase with respect to the applied voltage because it is a function of the differentiation of the voltage as shown in (26). On the other hand the tunneling current component is in phase with respect to the applied voltage because it is a direct function of voltage as shown by Simmons' tunneling equation in Table 1. Therefore it is a resistive current. Hence the junction behavior is a combination of resistive behavior shown by tunneling current and capacitive




FIGURE 8: Physical modeling flow diagram of the metal-oxide junction. This diagram shows transient simulation flow through three steps of calculations. (1) Device capacitance and capacitive current. (2) Tunneling current using Simmons' tunneling equation. (3) Device state.

TABLE I: Simmons' tunneling equation.

Voltage range	Forward bias $i_{t(1 \rightarrow 2)}$	Reverse bias $i_{t(2 \rightarrow 1)}$
Low ($ v \ll \bar{\varphi}/e$)		$i_t(t) = \frac{e^2 \sqrt{m_e} (\varphi_1 + \varphi_2) v }{L h^2} \exp\left(\frac{-4\pi L \sqrt{m_e} (\varphi_1 + \varphi_2)}{h}\right)$
Intermediate ($ v < \varphi_1/e$ reverse bias, $ v < \varphi_2/e$ forward bias)	$i_t(t) = m(t) A \frac{e}{4\pi h L^2} \left\{ (\varphi_1 + \varphi_2 - e v) \exp\left(\frac{-4\pi L \sqrt{m_e} (\varphi_1 + \varphi_2 - e v)}{h}\right) - (\varphi_1 + \varphi_2 + e v) \exp\left(\frac{-4\pi L \sqrt{m_e} (\varphi_1 + \varphi_2 + e v)}{h}\right) \right\}$	
High ($ v > \varphi_1/e$ reverse bias, $ v > \varphi_2/e$ forward bias)	$i_{t(1 \rightarrow 2)}(t) = m(t) A \frac{1.1e(\varphi_1 - \varphi_2 + e v)^2}{4\pi h \varphi_1 L^2} \times \left\{ \exp\left(\frac{-23\pi L \varphi_1^{1.5} \sqrt{m_e}}{6h(\varphi_1 - \varphi_2 + e v)}\right) - \left(1 + \frac{2e v }{\varphi_1}\right) \exp\left(\frac{-23\pi L \varphi_1^{1.5} \sqrt{m_e}}{6h(\varphi_1 - \varphi_2 + e v)} \sqrt{1 + \frac{2e v }{\varphi_1}}\right) \right\}$	$i_{t(2 \rightarrow 1)}(t) = m(t) A \frac{1.1e(\varphi_2 - \varphi_1 + e v)^2}{4\pi h \varphi_2 L^2} \times \left\{ \exp\left(\frac{-23\pi L \varphi_2^{1.5} \sqrt{m_e}}{6h(\varphi_2 - \varphi_1 + e v)}\right) - \left(1 + \frac{2e v }{\varphi_2}\right) \exp\left(\frac{-23\pi L \varphi_2^{1.5} \sqrt{m_e}}{6h(\varphi_2 - \varphi_1 + e v)} \sqrt{1 + \frac{2e v }{\varphi_2}}\right) \right\}$

$m(t)A$: filament cross section area.

e : electron charge.

m_e : electron mass.

L^* : barrier thickness.

h : Planck's constant.

φ_1 : barrier height at the interface of the gap and filament.

φ_2 : barrier height at the interface of the gap and second electrode.

L is equal to $x(t)d_1$ which represents the tunneling barrier.




FIGURE 9: Verification of tunneling model with precisely published results. (a) A pinched hysteresis loop for a fabricated Ag (200 nm)/TiO_{2-x} (20 nm)/TiO₂ (2 nm)/ITO (200 nm) memristor that shows bipolar switching behavior [39]. (b) Measured Pt/TiO₂/Ti junction conductance versus estimated filament length using pressure-modulated conductance microscopy PCM [25]. Simulation parameter: $A = 20E - 20$, $P = 5$, $K_G = 1E7$, $K_S = 6E9$, $\vartheta_x = 0.4$, $\vartheta_m = 0.1$, $\delta_x = 0.9$, $\delta_m = 0.5$, $E = 1e - 21$, $B_G = 9E6$, $B_S = 1E7$, $D_G = 1E - 14$, $D_S = 1E - 14$, $W_G = 1E - 14$, $\varphi_1 = \varphi_2 = 1e - 19$, and $TEMP = 300$.

behavior shown by capacitive current. In the next section, we will discuss what conditions make the junction show memcapacitive behavior.

5. Simulation Results

As presented in the previous section, thin film device (metal-oxide junction) has two current components: tunneling current and capacitive current which express memristance and memcapacitance behaviors, respectively. These two different behaviors can be observed together or separately by choosing appropriate materials and device dimensions. Simulation results are presented to show how device parameters determine its memristance or memcapacitance behavior. Figure 9 shows a verification of proposed model with previously published results [25, 39] which have a significant memristive behavior with unobservable capacitive behavior.

Figures 10 and 11 show simulations results for tunneling current, capacitive current, and total current for metal-oxide junction. Three simulation cases are considered; dominant tunneling current, dominant capacitive current and comparable current components. The tunneling current is dominant by choosing sandwiched materials with low permittivity and low barrier heights at metal/insulator interface and vice versa. Figure 10 shows transient simulation results for current components and their first integration with time (charge) for a metal-oxide device (memristor/memcapacitor). The tunneling current component is a resistive component, while the capacitive current component is a capacitive component. This can be observed by the phase shift between the current components and the applied voltage (0° tunneling current and 90° capacitive current).

Figure 11 presents simulation results where the current and charge components show hysteresis loops with applied

voltage. Three cases are presented indicating that the device works as memristor, memcapacitor, and a combination of both behaviors. Figures 11(a), 11(c), and 11(e) illustrate plots of current versus voltage that show pinched hysteresis loop when the tunneling current is dominant. From these results, we can confirm that these devices perform as memristors. Figures 11(b), 11(d), and 11(f) illustrate plots of charge versus voltage that shows other types of pinched hysteresis loops when the capacitive current component is dominant. From these results, we can conclude that these devices perform as memcapacitors.

Changing device materials has great effect on device behavior. We propose a new parameter to determine the device behavior as either memristive or memcapacitive. This parameter equals the ratio of tunneling current and capacitive current. The tunneling and capacitive current components are periodic signals with slightly variable amplitude. Hence root mean square RMS value is the best representation for current. Behavioral shape factor (BSF) is proposed parameter as follows:

$$BSF = \frac{RMS(i_t)}{RMS(i_c)} \tag{27}$$

Behavioral shape factor value is greater than 0. If BSF is substantially large (e.g., $BSF > 10$), then the device tends to act as a memristor. However if BSF is substantially small (e.g., $BSF < 0.1$) then the devices tend to act as a memcapacitor. Figure 12(a) shows the effect of changing barrier height between sandwiched material and electrodes on the root mean square value of current components. Figure 12(b) shows BSF versus barrier height. The relation shows that changing barrier height affects greatly the tunneling current, while it has a little effect on capacitive current. Figures




FIGURE 10: Transient simulation results of a metal-oxide junction connected with sinusoidal voltage source with peak of 2 V using the proposed physical models: (a), (c), and (e) are the results of voltage compared with current, while (b), (d), and (f) are the results of voltage compared with charge. Here (a) and (b) are the case when the tunneling current is dominant, (c) and (d) are when the capacitive current is dominant, and (e) and (f) are when tunneling current and capacitive current are comparable. Simulation parameter: $A = 20E - 20$, $P = 4$, $K_G = 1E7$, $K_S = 6E9$, $\vartheta_x = 0.8$, $\vartheta_m = 0.8$, $\delta_x = 0.9$, $\delta_m = 0.9$, $E = 1e - 21$, $B_G = 9E6$, $B_S = 1E7$, $D_G = 1E - 14$, $D_S = 1E - 14$, $W_G = 1E - 14$, $W_S = 1E - 14$, $\epsilon_{oxide} = 2$, and $TEMP = 300$. The three cases are different gap characteristics where it has different permittivity in the three cases with different barrier heights. For (a) and (b) $\epsilon_{gap} = 5$, $\varphi_1 = 2.5e - 19$, and $\varphi_1 = 1e - 19$. For (c) and (d) $\epsilon_{gap} = 20$, $\varphi_1 = 25e - 19$, and $\varphi_1 = 23e - 19$. For (e) and (f) $\epsilon_{gap} = 10$, $\varphi_1 = 12e - 19$, and $\varphi_1 = 11e - 19$.

12(c) and 12(d) illustrate the effect of sandwiched material's permittivity on current components and BFS. These results show that the permittivity affects only the capacitive current with no impact on the tunneling current.

6. Conclusions

In this paper, we discussed the possibility of building a memcapacitor device using metal-oxide structure. We developed techniques to model memcapacitors device based on the

physical behavior of metal-oxide junctions. We proposed two techniques for behavioral modeling of charge-dependent and voltage-dependent memcapacitors. We then presented a physical modeling technique for metal-oxide junctions which demonstrate the combination of memristive and memcapacitive behavior, the key characteristic of such structure. Simmons' tunneling equation has been employed to model the tunneling current of the device which affects filament growth/shrinkage behavior and its capacitance change as a result. We have discovered that the barrier heights at




FIGURE 11: Simulation results of metal-oxide junction showing pinched hysteresis between current components and voltage: (a) when the tunneling current is dominant; (b) when the capacitive current is dominant; (c) when tunneling current and capacitive current are comparable. Simulation results of pinched hysteresis between charge components and voltage: (d) when the tunneling current is dominant; (e) when the capacitive current is dominant; (f) when tunneling current and capacitive current are comparable. Simulation parameter: $A = 20E - 20$, $P = 4$, $K_G = 1E7$, $K_S = 6E9$, $\vartheta_x = 0.8$, $\vartheta_m = 0.8$, $\delta_x = 0.9$, $\delta_m = 0.9$, $E = 1e - 21$, $B_G = 9E6$, $B_S = 1E7$, $D_G = 1E - 14$, $D_S = 1E - 14$, $W_G = 1E - 14$, $W_S = 1E - 14$, $\epsilon_{oxide} = 2$, and $TEMP = 300$. The three cases are different gap characteristics where it has different permittivity in the three cases with different barrier heights. For (a) and (b) $\epsilon_{gap} = 5$, $\varphi_1 = 2.5e - 19$, and $\varphi_1 = 1e - 19$. For (c) and (d) $\epsilon_{gap} = 20$, $\varphi_1 = 25e - 19$, and $\varphi_1 = 23e - 19$. For (e) and (f) $\epsilon_{gap} = 10$, $\varphi_1 = 12e - 19$, and $\varphi_1 = 11e - 19$.




FIGURE 12: Simulation results showing the effect of changing device practical parameters (barrier height at and permittivity of sandwiched material) on device behavior plotting both current components (capacitive and tunneling) as in (a) and (c) and behavioral shape factor as in (b) and (d). Simulation parameter: $A = 20E - 20$, $P = 4$, $K_G = 1E7$, $K_S = 6E9$, $\vartheta_x = 0.8$, $\vartheta_m = 0.8$, $\delta_x = 0.9$, $\delta_m = 0.9$, $E = 1e - 21$, $B_G = 9E6$, $B_S = 1E7$, $D_G = 1E - 14$, $D_S = 1E - 14$, $W_G = 1E - 14$, $W_S = 1E - 14$, $\epsilon_{\text{oxide}} = 2$, and $TEMP = 300$.

interfaces of metal/insulator greatly affect the tunneling current, while the permittivity of sandwiched layers affects the capacitive current, and device dimensions affect both current components. Simulation results demonstrated that variation of device physical parameters has significant impact on the device behavior, consequently making the device a memcapacitor or a memristor. Behavior shape factor (BSF) has been proposed which determines device behavior as either memristive or memcapacitive. We conclude that capacitive current is dependent on tunneling current but not vice versa.

Appendix

A.

Simmons formula [37] gives an approximate expression for the tunneling current density J in the metal/oxide/metal junction can be written as

$$J = J_0 \left\{ \bar{\varphi} \exp\left(-H\sqrt{\bar{\varphi}}\right) - (\bar{\varphi} + e|V|) \exp\left(-H\sqrt{\bar{\varphi} + e|V|}\right) \right\}, \tag{A.1}$$

where $J_0 = e/2\pi\hbar(\beta\Delta s)^2$, $H = 4\pi\beta\Delta s\sqrt{2m_e}/\hbar$, $\bar{\varphi}$ is the mean value of the barrier height above the Fermi level, Δs is barrier width, \hbar is Plank constant, and m_e is electron mass. However β is a correction factor of energy band nonlinearity as shown in Figure 13(a):

$$\beta = 1 - \frac{1}{8\bar{\varphi}^2\Delta s} \int_{s_1}^{s_2} (\varphi(x) - \bar{\varphi})^2 dx. \tag{A.2}$$

This current equation is valid for calculating current flow $J_{1 \rightarrow 2}$ from electrode 1 to electrode 2 (forward bias $V > 0$) and current flow $J_{2 \rightarrow 1}$ from electrode 2 to electrode 1 (reverse bias $V < 0$).

For simple calculation, trapezoidal barrier is assumed as shown in Figures 13(b), 13(c), and 13(d) with neglecting image potential. Moreover voltage range is divided into three regions.

A.1. Small Voltage Range. At low voltage $|V| \ll \bar{\varphi}/e$, it can be considered that $\bar{\varphi}$ does not depend on V . Therefore expression (A.1) can be simplified by substituting $\Delta s = L$




FIGURE 13: Energy band diagrams in different cases. (a) An arbitrary shape potential barrier and positive potential are applied to the right metal. (b) $V \approx 0$. (c) $V > \phi/e$. (d) $V > \phi/e$.

and $\bar{\phi} = (\phi_1 + \phi_2)/2$ as shown in the energy diagram of metal/oxide/metal system for $|V| \ll \bar{\phi}/e \approx 0$ in Figure 13(b):

$$J = \frac{e^2 \sqrt{m_e (\phi_1 + \phi_2)} |V|}{Lh^2} \times \exp\left(\frac{-4\pi L \sqrt{m_e (\phi_1 + \phi_2)}}{h}\right), \quad (A.3)$$

where L is junction thickness, ϕ_1 is barrier height at the interface of electrode 1 with oxide material, and ϕ_2 is barrier height at the interface of electrode 2 with oxide material.

A.2. Intermediate Voltage Range. As shown in Figure 13(c), at $|V| < \phi/e$ considering ϕ is the smallest value of (ϕ_1, ϕ_2) , $\Delta s = L$ and $\bar{\phi} = (\phi_1 + \phi_2 - e|V|)/2$. In this case the tunneling current-voltage relation is given by

$$J = \frac{e}{4\pi h L^2} \times \left\{ (\phi_1 + \phi_2 - e|V|) \times \exp\left(\frac{-4\pi L \sqrt{m_e (\phi_1 + \phi_2 - e|V|)}}{h}\right) - (\phi_1 + \phi_2 + e|V|) \times \exp\left(\frac{-4\pi L \sqrt{m_e (\phi_1 + \phi_2 + e|V|)}}{h}\right) \right\}. \quad (A.4)$$

This equation can be used for current flow in both forward $J_{1 \rightarrow 2}$ and reverse $J_{2 \rightarrow 1}$ directions.

A.3. High Voltage Range: Field Emission Mode

Case 1. Current flow from electrode 1 to electrode 2 with $|V| > \phi_1/e$ corresponds to energy diagram shown in

Figure 13(d). It can be observed that $\Delta s = L\phi_1/(\phi_1 - \phi_2 + e|V|)$ and $\bar{\phi} = \phi_1/2$. Therefore, (A.1) can be rewritten as follows:

$$J_{1 \rightarrow 2} = \frac{1.1e (\phi_1 - \phi_2 + e|V|)^2}{4\pi h \phi_1 L^2} \times \left\{ \exp\left(\frac{-23\pi L \phi_1^{1.5} \sqrt{m_e}}{6h (\phi_1 - \phi_2 + e|V|)}\right) - \left(1 + \frac{2e|V|}{\phi_1}\right) \times \exp\left(\frac{-23\pi L \phi_1^{1.5} \sqrt{m_e}}{6h (\phi_1 - \phi_2 + e|V|)} \sqrt{1 + \frac{2e|V|}{\phi_1}}\right) \right\}. \quad (A.5)$$

Case 2. Current flow from electrode 2 to electrode 1 with $|V| > \phi_1/e$ corresponds to the energy diagram shown in Figure 13(d). Parameters $(\Delta s, \bar{\phi})$ can be considered to be $\Delta s = L\phi_2/(\phi_2 - \phi_1 + e|V|)$ and $\bar{\phi} = \phi_2/2$:

$$J_{2 \rightarrow 1} = \frac{1.1e (\phi_2 - \phi_1 + e|V|)^2}{4\pi h \phi_2 L^2} \times \left\{ \exp\left(\frac{-23\pi L \phi_2^{1.5} \sqrt{m_e}}{6h (\phi_2 - \phi_1 + e|V|)}\right) - \left(1 + \frac{2e|V|}{\phi_2}\right) \times \exp\left(\frac{-23\pi L \phi_2^{1.5} \sqrt{m_e}}{6h (\phi_2 - \phi_1 + e|V|)} \sqrt{1 + \frac{2e|V|}{\phi_2}}\right) \right\}. \quad (A.6)$$

Conflict of Interests

The authors declare that there is no conflict of interests regarding the publication of this paper.

Acknowledgment

This work was supported by the research grant of the Chungbuk National University in 2013.

References

- [1] R. C. Rorf and J. A. Svoboda, *Introduction to Electric Circuits*, John Wiley & Sons, New York, NY, USA, 5th edition, 2001.
- [2] L. O. Chua, "Memristor—the missing circuit element," *IEEE Transactions on Circuit Theory*, vol. 18, no. 5, pp. 507–519, 1971.

- [3] L. O. Chua and S. M. Kang, "Memristive devices and systems," *Proceedings of IEEE*, vol. 64, no. 2, pp. 209–223, 1976.
- [4] P. Mazumder, S. M. Kang, and R. Waser, "Memristors: devices, models, and applications," *Proceedings of the IEEE*, vol. 100, no. 6, pp. 1911–1919, 2012.
- [5] R. S. Williams, "How we found the missing Memristor," *IEEE Spectrum*, vol. 45, no. 12, pp. 28–35, 2008.
- [6] D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, "The missing memristor found," *Nature*, vol. 453, pp. 80–83, 2008.
- [7] L. Chua, "Resistance switching memories are memristors," *Applied Physics A: Materials Science and Processing*, vol. 102, no. 4, pp. 765–783, 2011.
- [8] T. W. Hickmott, "Low-frequency negative resistance in thin anodic oxide films," *Journal of Applied Physics*, vol. 33, no. 9, pp. 2669–2682, 1962.
- [9] J. F. Gibbons and W. E. Beadle, "Switching properties of thin Nio films," *Solid State Electronics*, vol. 7, no. 11, pp. 785–790, 1964.
- [10] G. Dearnaley, A. M. Stoneham, and D. V. Morgan, "Electrical phenomena in amorphous oxide films," *Reports on Progress in Physics*, vol. 33, no. 3, pp. 1129–1191, 1970.
- [11] J. G. Simmons, "Conduction in thin dielectric films," *Journal of Physics D: Applied Physics*, vol. 4, no. 5, pp. 613–657, 1971.
- [12] A. Beck, J. G. Bednorz, C. Gerber, C. Rossel, and D. Widmer, "Reproducible switching effect in thin oxide films for memory applications," *Applied Physics Letters*, vol. 77, no. 1, pp. 139–141, 2000.
- [13] Y. Watanabe, J. G. Bednorz, A. Bietsch et al., "Current-driven insulator-conductor transition and nonvolatile memory in chromium-doped SrTiO₃ single crystals," *Applied Physics Letters*, vol. 78, no. 23, pp. 3738–3740, 2001.
- [14] S. Seo, M. J. Lee, D. H. Seo et al., "Reproducible resistance switching in polycrystalline NiO films," *Applied Physics Letters*, vol. 85, no. 23, pp. 5655–5657, 2004.
- [15] C. Rohde, B. J. Choi, D. S. Jeong, S. Choi, J.-S. Zhao, and C. S. Hwang, "Identification of a determining parameter for resistive switching of TiO₂ thin films," *Applied Physics Letters*, vol. 86, no. 26, Article ID 262907, pp. 1–3, 2005.
- [16] H.-S. P. Wong, H.-Y. Lee, S. Yu et al., "Metal-oxide RRAM," *Proceedings of the IEEE*, vol. 100, no. 6, pp. 1951–1970, 2012.
- [17] R. Waser and M. Aono, "Nanoionics-based resistive switching memories," *Nature Materials*, vol. 6, no. 11, pp. 833–840, 2007.
- [18] R. Waser, "Resistive non-volatile memory devices (Invited Paper)," *Microelectronic Engineering*, vol. 86, no. 7-9, pp. 1925–1928, 2009.
- [19] R. Waser, R. Dittmann, C. Staikov, and K. Szot, "Redox-based resistive switching memories nanoionic mechanisms, prospects, and challenges," *Advanced Materials*, vol. 21, no. 25-26, pp. 2632–2663, 2009.
- [20] H. Akinaga and H. Shima, "Resistive random access memory (ReRAM) based on metal oxides," *Proceedings of the IEEE*, vol. 98, no. 12, pp. 2237–2251, 2010.
- [21] A. Sawa, "Resistive switching in transition metal oxides," *Materials Today*, vol. 11, no. 6, pp. 28–36, 2008.
- [22] M. Di Ventra, Y. V. Pershin, and L. O. Chua, "Circuit elements with memory: memristors, memcapacitors, and meminductors," *Proceedings of the IEEE*, vol. 97, no. 10, pp. 1717–1724, 2009.
- [23] T. Hasegawa, K. Terabe, T. Tsuruoka, and M. Aono, "Atomic switch: atom/ion movement controlled devices for beyond von-Neumann computers," *Advanced Materials*, vol. 24, no. 2, pp. 252–267, 2012.
- [24] X. Sun, G. Li, L. Chen, Z. Shi, and W. Zhang, "Bipolar resistance switching characteristics with opposite polarity of Au/SrTiO₃/Ti memory cells," *Nanoscale Research Letters*, vol. 6, article 599, 2011.
- [25] F. Miao, J. J. Yang, J. P. Strachan, D. Stewart, R. S. Williams, and C. N. Lau, "Force modulation of tunnel gaps in metal oxide memristive nanoswitches," *Applied Physics Letters*, vol. 95, no. 11, Article ID 113503, 2009.
- [26] J. Sun, E. Lind, I. Maximov, and H. Q. Xu, "Memristive and memcapacitive characteristics of a Au/Ti-HfO₂-InP/InGaAs diode," *IEEE Electron Device Letters*, vol. 32, no. 2, pp. 131–133, 2011.
- [27] L. C. T. Shoute, N. Pekas, Y. Wu, and R. L. McCreery, "Redox driven conductance changes for resistive memory," *Applied Physics A*, vol. 102, no. 4, pp. 841–850, 2011.
- [28] J. J. Yang, J. P. Strachan, F. Miao et al., "Metal/TiO₂ interfaces for memristive switches," *Applied Physics A: Materials Science and Processing*, vol. 102, no. 4, pp. 785–789, 2011.
- [29] K. Eshraghian, O. Kavehei, K.-R. Cho et al., "Memristive device fundamentals and modeling: applications to circuits and systems simulation," *Proceedings of the IEEE*, vol. 100, no. 6, pp. 1991–2007, 2012.
- [30] L. O. Chua, "Nonlinear circuit foundations for nanodevices, part I: the four-element torus," *Proceedings of the IEEE*, vol. 91, no. 11, pp. 1830–1859, 2003.
- [31] D. Biolek, Z. Biolek, and V. Biolková, "Behavioral modeling of memcapacitor," *Radioengineering*, vol. 20, no. 1, pp. 228–233, 2011.
- [32] D. Biolek, Z. Biolek, and V. Biolkova, "SPICE modelling of memcapacitor," *Electronics Letters*, vol. 46, no. 7, pp. 520–522, 2010.
- [33] Z. Biolek, D. Biolek, and V. Biolková, "SPICE model of memristor with nonlinear dopant drift," *Radioengineering*, vol. 18, no. 2, pp. 210–214, 2009.
- [34] J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing," *Nature Nanotechnology*, vol. 8, no. 1, pp. 13–24, 2013.
- [35] T. Hino, T. Hasegawa, K. Terabe et al., "Atomic switches: atomic-movement-controlled nanodevices for new types of computing," *Science and Technology of Advanced Materials*, vol. 12, no. 1, Article ID 013003, 2011.
- [36] M. G. Ahmed, K. Cho, and T.-W. Cho, "Memristance and memcapacitance modeling of thin film devices showing memristive behavior," in *Proceedings of the 13th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA '12)*, pp. 1–5, Turin, Italy, August 2012.
- [37] J. G. Simmons, "Electric tunnel effect between dissimilar electrodes separated by a thin insulating film," *Journal of Applied Physics*, vol. 34, no. 9, pp. 2581–2590, 1963.
- [38] J. G. Simmons, "Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film," *Journal of Applied Physics*, vol. 34, no. 6, pp. 1793–1803, 1963.
- [39] O. Kavehei, K. Cho, S. Lee et al., "Fabrication and modeling of Ag/TiO₂/ITO memristor," in *Proceedings of the 54th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS '11)*, pp. 1–4, August 2011.

